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CHAPTER I
INTRODUCTION
A phase-locked loop (PLL) is a closed-loop feedback system that is capable of
tracking the fixed phase relationship between the phase of output and the reference
clock[1]. It is widely used for clock generator or clock recovery, as a frequency
synthesizer, jitter attenuator and synchronization in the fields of communications,
instrumentation, control systems, and multimedia apparatus, to name just a few[2][3].
An accurate clock signal is an important guarantee of the correct functionality of
a system on chip (SoC). Design flow and circuit techniques of contemporary PLL
circuits are typically quite analog intensive, which usually requires usages of resistors
or capacitors. This is di cult to integrate with other digital-intensive parts of the SoC
such as a digital baseband (DBB) and application processors (AP) and cumbersome
to port between technologies. In addition, other issues like device mismatching and
voltage headrooms start to exacerbates with CMOS technology scaling and degrades
the performance of conventional analog/mixed signal (A/MS) PLLs [4]. All of those
mentioned issues have been pushing researchers to seek digitally-intensive alternatives
to conventional analog/RF functions in the most advanced deep-submicron process
to reduce cost. In recent years, all-digital phase-locked loops (ADPLLs), as the
digital counterparts for conventional A/MS PLLs, are becoming favored in the deep-
submicron CMOS technologies [5] because of a variety of inherent advantages, i.e.
high level of integrality and portability from technology to technology. In the
past decade, ADPLLs have been applied in mobile phones, Bluetooth, and other
1
communication applications [6] [5].
As a type of reliability issues for integrated circuits (ICs) implemented in both
terrestrial and space-bound systems, a single-event e↵ect (SEE) occurs when a high-
energy ionizing particle, such as a heavy ion, passes through the circuit. If the SE ion
deposits charge near a transistor, the deposited charge may potentially change the
nodal voltage that is associated with that transistor leading to a single-event upset
(SEU) in memory storage elements or a single-event transient (SET) in combinational
logic [7]. With the scaling of technology, integrated circuits (ICs) have been reported
to exhibit increased susceptibilities to SEEs due to the decreasing feature sizes and
increasing operating frequencies [8].
Objective of Research
As a potential candidate for space applications, radiation-harden-by-design (RHBD)
solutions for ADPLLs are of prominent significance to preserve clock signals against
SEEs.
While there are numerous studies on single-event e↵ects in charge pump PLLs
[9][10][11][12][13], little is published on radiation-e↵ect in ADPLL based clock
systems. The early endeavor can trace back to 1990s when D.J. Van Alen et. al
discussed how ADPLLs-based clock system could be fault tolerant using the triple
modular redundancy (TMR) technique [14]. There was a quiescent period after that
for about a decade. Then in 2005, right after the ADPLLs were successfully employed
in commercial communication applications, a few researchers have addressed issues
related to radiation hardness of ADPLL topologies. A. N. Nemmi proposed in [15]
hardening techniques of ADPLLs. But the lack of hardware results degrades the
2
credibility of the theory.
While there are many similarities between CPPLLs and ADPLLs, major func-
tional modules in CPPLLs and ADPLLs are still greatly di↵erent. In this work,
circuit-level simulation and experimental testing were conducted to characterize
the subcircuits of di↵erent types ADPLLs to distinguish and analyze their indi-
vidual contribution to the overall ADPLL SE vulnerability. Di↵erent ADPLLs
with complex system architectures were also characterized and analyzed for SE
vulnerability. Additionally, a novel time-domain analytical model for SEU-induced
errors in ADPLLs was proposed which allows designers to distinguish the most SE
sensitive modules in the ADPLL topology and apply selective hardening solutions
pre-tapeout. RHBD hardening guidelines for di↵erent types of ADPLLs for di↵erent
operating environment and targeted design specifications were proposed based on
SE characterization and modeling of the ADPLL designs. Last but not least, the
proposed model and hardening techniques are compared with existing work on A/MS
PLLs to provide conventional PLL designers with insights on RHBD ADPLL designs.
Organization of the Dissertation
The research e↵ort presented in this dissertation is organized as follows:
Chapter II presents general background information and a detailed discussion of
ADPLL topologies.
Chapter III is a chapter on the back ground information for single-event e↵ects
(SEEs) and previous work on SEEs in A/MS PLLs.
Chapter IV illustrate the SET-induced errors and SEU-induced errors in di↵erent
modules in ADPLLs respectively.
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Chapter V details the overall SE characterization results and analysis on common
ADPLL topologies.
A generalized time-domain model for SEU-induced errors for ADPLLs is proposed
in Chapter VI and Chapter VII goes on by proposing RHBD design techniques for
di↵erent types of ADPLLs.
Chapter VIII concludes.
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CHAPTER II
ALL-DIGITAL PHASE-LOCKED LOOPS (ADPLLS)
The functionality of modern integrated circuits (ICs) is highly reliant on the timing
accuracy of the system clock signal. While standalone crystal or quartz oscillators are
common clock sources for system clock signals from a few tens of kilohertz to hundreds
of megahertz, clock signals in a frequency range higher than hundreds of megahertz
are usually generated from active circuits. However, standalone active oscillators are
subject to supply voltage changes and ambient temperature variations. Therefore,
the active oscillator is usually put in a feedback system to allow users to have control
on the oscillation frequency, which is defined as a phase locked loop (PLL).
PLLs are ubiquitous in modern SoCs. As indicated in Fig. 1a, PLLs are not only
the most common clock sources for modern SoCs. Depending on the complexity of
the system, PLLs can also be inserted locally into the clock distribution network for
local frequency multiplication or active skew cancellation. In clock and data recovery
systems, as shown in Fig. 1b, PLLs are utilized for providing the clock signal at the
exact frequency and phase for deciphering the correct data out of the bitstream. And
PLL-based frequency synthesizers are commonly deployed as local oscillators (LOs)
to perform frequency translation between baseband (BB) and radio frequency (RF)
in wireless transceivers.
Depending on the circuit configuration, PLLs can be classified into analog/mixed-
signal PLLs (A/MS PLLs) and all-digital PLLs (ADPLLs). Simplified block diagrams
for an A/MS PLL and an ADPLL are presented in Fig. 2. What distinguishes an
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(a) Clock generator for SoCs (b) Clock and data recovery
Figure 1: PLL usages in (a) modern SoCs and (b) clock and data recovery systems.
ADPLL from an A/MSPLL is that an ADPLL achieves fully digital frequency tuning
instead of conventional analog voltage tuning. Conventionally, the output frequency
changes linearly with the analog control voltage for a voltage-controlled oscillator
(VCO). Frequency and phase tuning is achieved by adjusting analog control voltages
through the A/MS control blocks in the feedback loop. In ADPLLs, the output
frequency of the digitally-controlled oscillator (DCO) is usually controlled by a digital
word. As shown in Fig. 2a, to accomplish “all-digital” frequency tuning, all the major
subcircuits are replaced by their digital counter parts comparing to A/MS PLLs.
In an ADPLL, as shown in Fig. 2a, the digital phase detector (PD) compares
the phase of the feedback signal (fFB) to the phase of a reference signal (fREF ), and
outputs a signal representing the frequency or phase error. The digital loop filter
(DLF) filters out high-frequency noises in the digital control word and sends it to a
DCO to adjust the oscillation frequency(fOSC). The combined process thus tracks
the frequency or phase of the reference signal. Frequency multiplication is completed
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(a) ADPLLs
(b) A/MS PLLs
Figure 2: Block diagrams for (a) ADPLLs and (b) A/MS PLLs.
through the digital frequency divider (FD) in the feedback path in the PLL.
In A/MS PLLs, as shown in Fig. 2b, despite switching from DCO to VCO, a
charge pump and a loop filter is used instead of a DLF. The loop filter is a simple
RC low-pass circuit, and the charge pump (CP) generates current or voltage pulses
proportional to the pulse width of the PD output and integrates it onto current control
voltage. Till now, most PLLs are based on the charge pump architecture [16].
A broader definition for ADPLL includes both “all-digital” PLLs and “digital-
intensive” PLLs. In “digital-intensive” PLLs, all the input and output signals for each
module in the PLL are digital [4], which means the analog function can be contained
inside the modules and only digital signals propagate inter-modularly. Some common
topologies for “digital-intensive” PLLs include PLLs using VCOs with analog-digital
converter (ADC) and digital-analog converter (DAC) wrappers [17][18][19] and PLLs
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using digitally-controlled LC-tank oscillators [20] [21].
Figure 3: A simplified structure of a digital-intensive ADPLL using VCOs with
analog-digital converter (ADC) and digital-analog converter (DAC) wrappers.
Basic ADPLLs
The locking characteristics and important specifications for ADPLLs are presented
in the first subsection. The descriptions of each of the four modules of a basic ADPLL
- namely phase detector (PD), digital loop filter (DLF), digitally-controlled oscillator
(DCO) and frequency divider (FD) - are detailed in the following subsections.
Locking Characteristics and Important Specifications
Plotted in Fig. 4 is the output frequency of a typical ADPLL over time. The
ADPLL goes through initial acquisition time during which it tries to find or track the
expected output frequency and eventually reaches a steady state, which is referred to
as the PLL ”in-lock”.
Important Specifications
A. Locking time and loop bandwidth
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Figure 4: Output frequency of a typical ADPLL during initial acquisition time and
steady-state operation.
As shown in Fig. 4, this time duration (around 1.2 ms) the PLL takes to reach a
steady state is referred to as the “locking time” or “acquisition time”. A PLL acts as
a low-pass filter with respect to the reference modulation. Essentially, high-frequency
reference noise is rejected. At the same time, a PLL acts as a high-pass filter with
respect to VCO noises. ?Loop bandwidth? is the modulation frequency at which
the PLL begins to lose lock with the changing reference (-3dB). PLL loop bandwidth
essentially corresponds to the time it takes for the loop to respond to any changes at
the input [22]. In general, higher loop bandwidth is recommended if the input clock
reference is clean and stable, such as crystal oscillators. A lower PLL loop bandwidth
is typically recommended if the input clock is noisy and cleaning is required.
B. Phase noise and phase jitter
After the frequency and phase acquisition, the ADPLL eventually enters a steady
state, which is referred to as ”in-lock”, as shown in Fig. 4. Phase noise and jitter
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determines the quality of the PLL output clock signal when the PLL is in-lock. The
phase noise is typically expressed in dBc/Hz and represents the amount of signal
power at a given sideband or o↵set frequency from the ideal clock frequency. Phase
noise is the frequency domain representation of clock noise. Phase jitter, on the other
hand, is the time domain instability of the clock signal and is often expresses in
picoseconds (ps) or fractions of the ideal clock period. Two types of phase jitter are
commonly used - period jitter and cycle-to-cycle jitter. Period jitter is the worst-case
deviation from the ideal clock period. And cycle-cycle jitter is the worst-case clock
period di↵erence between adjacent clock cycles. In this work, the term ”jitter” refers
to period jitter.
ADPLL implementations su↵er from tradeo↵s between loop bandwidth and phase
noise. Essentially, fast locking time of ADPLL is achieved through narrowing
the loop bandwidth by tuning the loop parameters of the DLF at the expense of
enhanced phase noise and spurs[23]. In Fig. 4, the ADPLL output frequency dithers
between two frequencies, which results in jitter and phase noise, as it has reached the
bandwidth limitation of the design.
C. Order and type
The order of a system refers to the highest degree of the polynomial expression
in the denominator system transfer function in the phase domain. The type of a
system refers to the number of poles of the open-loop transfer function located at
the origin. The most commonly used A/MS PLLs are 1st-order type-I, 2nd-order
type-I and 2nd-order type-II PLLs. When implementing loop filters in the digital
fashion, adding a closed-loop pole is accompanied by the addition of an open-loop
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pole. Therefore, 1st-order type-I and 2nd-order type-II ADPLLs are commonly used.
Locking Characteristics
The implementations of the PD and the DLF in an ADPLL dictate the loop
tracking characteristics.
A. PD
The PD determines whether an ADPLL is in phase-lock or frequency-lock in the
steady-state. As indicated in Fig. 5, frequency-lock is referred to a state when an
ADPLL is in-lock, the ADPLL outputs only the correct frequency but the time-
di↵erence between edges of the reference clock signal (fREF ) and PLL output clock
(fOSC) is unknown. However, in the phase-lock state, an ADPLL not only produces
the desired frequency, but also aligns the clock edges of fOSC and fREF .
Figure 5: Time detection is needed for ADPLLs to reach phase-lock and frequency
detection is needed for frequency-lock.
Phase-lock is superior to frequency-lock because of the additional edge-alignment
feature. Phase-lock ADPLLs are used in clock-data-recovery systems [24] or active
skew cancellation applications [25], where accurate frequency and phase are required.
However, because that edge-alignment generally requires large design complexity and
long settling time, frequency-lock ADPLLs are implemented in applications where
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the phase accuracy of the PLL output clock signal is not required, such as LOs in
transceivers or high-speed clock generators.
Di↵erent detection schemes are required for frequency-lock and phase-lock. To
achieve only frequency-lock in steady state, a PD deploying frequency-detection
scheme, i.e. a “frequency-based” PD, is used, whereas phase-lock requires usages
of time-based PDs with the time-detection schemes. Frequency detection schemes
are based on frequency-counting algorithms, which are generally more e cient than
time detection schemes for frequency locking.
As stated above, using frequency-based PDs can drastically reduce the system
settling time, but lack of phase tracking capability. While time-based PDs can
perform both frequency and phase, the loop bandwidth is usually made wide meet
the system phase noise requirement. To solve the conflicting requirements of the
PLLs, “FSM-based PDs” were proposed to allow the loop to switch between di↵erent
tracking modes with di↵erent loop bandwidths controlled by a gear-shifting FSM.
Using the frequency-based PD in the frequency-tracking mode of the PLL with large
loop bandwidth and the time-based PD in its phase-tracking mode with narrow loop
width allows the loop to achieve locking state in an optimum timely fashion.
Plotted in Fig. 6 is the ADPLL output frequency over time in an example case
when the ADPLL with FSM-based PD undergoes frequency and phase acquisition.
The locking process monitor (LPM) is the FSM controller for mode switching in
[26]. The light curve represents the case when the LPM is on, while the darkened
curve indicates when the LPM is o↵, i.e. the loop stays in phase-locking mode the
entire time. The loop bandwidth decreases from frequency acquisition mode to phase
acquisition to allow for less abrupt digital control word changes during phase-tracking
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mode. As shown in Fig. 6, the overall locking time improves with LPM on. Sometimes,
the loop bandwidth could be gear-shifted several time for the most optimal acquisition
performance[4].
Figure 6: Comparison of locking behaviors with and without the aid of locking process
monitor (LPM) [26].
B. DLF
The DLF in an ADPLL determines the order of the system. Plotted in Fig. 7 are
examples of two simulated ADPLL designs undergoing initial acquisition at startup
and eventually settling in locking state. Essentially, this is a plot demonstrating
the system input frequency step response [22]. In Fig. 7a, the 1st-order bang-bang
ADPLL exhibit linear 1st-order system behaviour during initial phase and frequency
acquisition. In Fig. 7b, the output frequency of the 2nd-order frequency-linear
ADPLL overshoots the input frequency during acquisition, which corresponds to a
underdamped 2nd-order system behaviour (⇣ < 1).
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(a) 1st-order bang-bang ADPLL (b) 2nd-order frequency-linear ADPLL
Figure 7: Simulation results on loop locking characteristics for (a) a 1st-order
bang-bang ADPLL and (b) a 2nd-order frequency-linear ADPLL on IBM 180 SOI
technology.
Phase Detector (PD)
A phase detector (PD) is an indispensable element of the ADPLL. The PD
generates a digital word representing the di↵erence in phase or frequency between
two input signals. PDs can be categorized into three basic categories based on how
the errors are detected - frequency-based PD, time-based PD, and FSM-based PD.
A. Frequency-based PD
Frequency-based PD detects the frequency error between the current and the
expected output period. They are sometimes termed frequency detectors. This term
is not used in this dissertation to avoid the confusion between frequency detectors
and frequency dividers. A PLL uses a frequency-based PD locks on the frequency
rather than phase, i.e. small phase o↵set exists between the output signal and the
reference clock signal. This type of PD is used in wireless applications such as a local
oscillator (LO)[4] or clock generator for Globally-Asynchronous Locally Synchronous
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(GALS) architectures [27], where there is no need to align the clock phase.
If we define the period of the oscillator output as TOSC and the the reference clock
period as TREF . It is convenient in practice to normalize the transition timestamps
in terms of actual TOSC since it is easy to observe and operate on actual oscillator
output clock events. The clock “phase” for the oscillator clock at timestamp t can be
defined as:
✓OSC =
t
TOSC
(1)
The “phase” of the oscillator output clock could be estimated as M by accumu-
lating the number of significant (rising or falling) edge transitions over a reference
clock cycle. The frequency error at that reference clock cycle can be calculated by
comparing the actual (M) and expected number (N) of output clock cycles (TOSC) in
one reference cycle (TREF ).
One straightforward implementation outputs the direct di↵erence between the
actual (M) and expected number (N) of output clock cycles in one reference cycle,
i.e. N-M [28]. This configuration is referred to as “integer-based frequency PD” in
the following text. The other, more complicated, configuration of PD is referred to
as “fraction-based frequency PD” in the following text. The phase error Ef is given
by
Ef =
TREF
N
  TREF
M
. (2)
For a common implementation of DCO, where the digital control word is linearly
proportional to the output period, the adjustment needed for the control word is
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given by
D
N
  D
M
, (3)
where D is the digital control word corresponding to the desired output frequency
[4]. For di↵erent applications, D may vary within the pull-in frequency range of the
ADPLL. Dcenter, the control word that corresponds to the center frequency, is chosen
in replacement of D for simplicity of design implementation. Therefore, the output
of the PD is shown in
Dcenter
N
  Dcenter
M
, (4)
ADPLLs with integer-based frequency PD su↵er from limited frequency pull-in
range due to the asymmetry between the positive and negative frequency tuning
steps when N is fixed. While fraction-based frequency PD operates more linearly in
frequency domain comparing with integer-based frequency PD, they could be referred
to as integer-based linear PD and fraction-based linear PD comparing to non-linear
PDs, such as bang-bang PDs described in the following section. Other frequency-
based PDs are uses advanced algorithms, including binary-search algorithm [29][30]
and frequency estimation algorithm[31], which are not discussed in the scope of this
work.
B. Time-based PD
Time-based PD detects the phase error between the feedback and the reference
clock signal based on the relative clock edge locations of the two signals. Comparing
to a PLL with a frequency-based PD, a PLL with a time-based PD not only locks onto
the correct frequency but also aligns the clock edges of the output clock signal with
the reference clock signal, i.e. phase o↵set between two clock edges is close to zero.
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Even though phase-lock is superior to frequency-lock, phase alignment generally takes
a longer time than locking onto the correct frequency. This type of PD is required
in clock and data recovery systems[], because inaccuracies in the phase of the clock
signal can introduce extra delay and possibly cause bit o↵set when interpreting the
data stream.
B.1 Bang-bang PD
A bang-bang PD is one of the most commonly used time-based PDs due to its
simplicity in circuit design[32]. Di↵erent types of bang-bang (also called single-bit or
lead-lag) PDs are used in bang-bang ADPLLs as well as CPPLLs. As shown in Fig. 8a
and Fig. 8b, bang-bang PDs generally contain one or more D-flip-flops. Depending
on whether the clock edge of the feedback signal (fFB) is leading or lagging that of
the reference signal (fREF )), a ‘0’ or ‘1’ is generated for both up or down signals
indicating an increase or a decrease on current digital control word.
The nonlinearity resulted from single-bit resolution can be responsible for huge
undesirable spurs and noise at the PLL output. In addition, this nonlinearity
contributes to the nonlinear frequency tracking behavior of the loop.
B.2 Time-to-Digital Converter (TDC)
Another type of time-based PD is a time-to-digital converter (TDC). A TDC takes
the time di↵erence between the reference clock signal and the feedback clock signal
(i.e. the accumulated phase error between the two signals) and directly converts
that to a multi-bit digital word. As depicted in Fig. 9, the feedback clock signal
HCLK passes through a string of non-inverting delay elements, such as bu↵ers.
An array of flip-flops sample the delayed clock vector D(1:L) on the rising edge
of the reference clock FREF and output pseudo-thermometer-coded output Q(1:L)
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(a)
(b)
n
Figure 8: Di↵erent digital implementation of bang-bang PDs [33].
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containing information on the timing separation between the rising edge of FREF and
the rising and falling edges of FFB. The pseudo-thermometer coded output could be
converted to binary that measures the HCLK-to-FREF delay in units of a bu↵er delay
or the pulse width of HCLK. Hence, a TDC outputs a digital word DW that satisfies
Eqn. 5
Ep = DW · TDC , (5)
in which Ep is the phase error between the two signals and  TDC is the resolution of
the TDC, i.e. the inverter delay in Fig. 9.
Figure 9: A simplified structure of TDC core [34].
Several variations of TDC implementations are commonly used, including delay-
line-based [35] TDCs and gated-ring-oscillator-based [36] TDCs. TDCs can also be
cascaded after a bang-bang PD to facilitate in converting a single-bit UP/DOWN
pulse to a multi-bit digital word based on the time duration of the UP/DOWN
pulses[37][38], as indicated in Fig. 10. However, the structural di↵erences of the TDCs
have minimal impacts on the circuit behavior. Eqn. 5 holds true for all TDC design
implementations. Since, the TDC output is linearly proportional to the detected
phase error, a PLL using a TDC is able to reach locking state faster comparing to
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ones using bang-bang PDs only.
(a) (b)
Figure 10: PFD: (a) block diagram and (b) its transfer function [37].
C. FSM-based PD
An FSM-based PD is a combination of a frequency-based PD and a time-based PD
controlled in a finite-state machine (FSM)[39][26]. This gear shifting idea in analog
system can result in voltage or charge losses due to mismatches. However, it is easy
to implement in digital systems. (NEED REFERENCE!!!!!!!!!!!!!!!!!!!)
As shown in Fig. 11, at the beginning of operating, this ADPLL is in the frequency
acquisition mode utilizing the frequency-based PD only. After frequency acquisition
is completed, the ADPLL enters the phase-acquisition mode. The ADPLL increments
or decrements the DCO control word based on the output of the time-based PD.
Recently, TDCs are also used as FSM-based PDs, as TDCs can perform both
frequency detection and phase detection. As shown in Fig. 12, the DCO clock (CKV)
through a chain of inverters such that each inverter output would produce a clock
slightly delayed from that of the previous inverter [5]. The staggered clock phases are
then sampled by the same reference clock. By detecting the transitions from ‘1’ to ‘0’
and from ‘0’ to ‘1’ , the rising edge and falling edge of the DCO clock are detected,
based on which half-period of the DCO clock can be calculated in terms of inverter
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Figure 11: A block diagram of an ADPLL using frequency-based PD (i.e. frequency
comparator in the figure) and time-based PD (i.e. phase detector in the figure) [39].
delays. Therefore, frequency tracking can be conducted based on the di↵erence
between current digital word and anticipated digital word for the half-period. As
used in the time-detection mode, the TDC detects the time di↵erence between the
reference edge and the following rising edge of CKV. With that information, phase-
tracking can be performed.
The above three categories of PDs are classified based on their phase detecting
mechanisms. PDs can also be categorized based on the linearity of the operation
of the PD in frequency or phase domain, and the corresponding ADPLL s can be
classified into linear and non-linear ADPLLs. Intuitively, frequency-based PDs are
frequency-linear PDs due to their operation linearity in frequency domain. TDCs are
phase-linear PDs because TDCs output a digital word that linearly proportional to
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Figure 12: Time-to-digital converter serves as a “FSM-based PD” [5].
the incoming accumulated phase error. And finally, bang-bang PDs are non-linear
PDs.
Digital Loop Filter (DLF)
The digital loop filter (DLF) is the core digital control unit for an ADPLL, which is
analogous to the combination of the charge pump and the loop filter in analog/mixed-
signal PLL [4]. The purpose of the DLF is two-fold - integrating the PD output on
to the current digital control word and keeping the locking control word as steady as
possible, i.e. filtering out fluctuations when PLL is in-lock.
Integrating of digital words in performed through an integrator, which corresponds
to a pole in the DLF. An ADPLL with a 1st-order DLF (containing only one
digital word integrator with proportional gain of ↵) is referred to as a 1st-order
ADPLL. 1st-order ADPLLs generally feature fast dynamics and are used where fast
frequency/phase acquisition is required, such as direct transmit modulation[40].
1st-order loops react fast to incoming digital word changes and their filtering
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capability is low. An extra integrator, i.e. an extra pole, with integral gain of ⇢,
can be added to the DLF for filtering purposes, as shown in Fig. 13b. Together with
the proportional path, this forms a 2nd-order proportional and integral (PI) filter.
Similarly, an ADPLL with a 2nd-order DLF is referred to as a 2nd-order ADPLL. A
chief advantage of 2nd-order loop is that the steady-state phase error goes to zero for a
step frequency change, while the phase error in a 1st-order PLL loop is proportional to
the frequency o↵set. Therefore, 2nd-order ADPLLs are commonly used as frequency
synthesizers [4] to allow rapid frequency hoping without any residual phase errors.
In addition, 2nd-order loop has better filtering capabilities of oscillator noise, leading
to improvements in the overall phase-noise performance, comparing with 1st-order
loops. As such, this topology is often used in applications with stringent phase noise
requirements [41][42][43][44] [45].
To give rise to 2nd-order DLF configuration and provide even more filtering for
incoming word changes, DLF could be constructed as a combination of finite impulse
response (FIR) and infinite impulse response (IIR) filters cascaded with the PI filter.
Fig. 14 demonstrates the basic architectures of an FIR filter and an IIR filter. The
operation of an FIR filter of order N (as shown in Fig. 14a) is illustrated in Eqn. 6
y[n] = b0x[n] + b1x[n  1] + · · ·+ bNx[n N ], (6)
where x[n] is the input signal, y[n] is the output signal and bi is the value of the
impulse response at the corresponding ith instant (i=0,1,2...,N). FIR filters only have
feedforward paths. IIR filters corresponding to Fig. 14b are often described as Eqn. 7
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(a)
(b)
Figure 13: Block diagram of a typical (a) 1st-order ADPLL and (b) 2nd-order ADPLL
with 2nd-order DLF.
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y[n] =
1
a0
(b0x[n]+b1x[n 1]+· · ·+bPx[n P ]) a1y[n 1] a2y[n 2]+· · ·+aQy[n Q],
(7)
where P, Q are the filter order of feed forward and feedback, respectively. bi are
feed forward filter coe cients and ai are feedback filter coe cients.
(a) (b)
Figure 14: Basic architectures of (a) an FIR filter [46] and (b) an IIR filter [47].
Therefore, the transfer functions for the FIR filter above are given in Eqn. 8,
H(z)FIR =
NX
i=0
biz
 i, (8)
in which all the poles are located at origins so that FIR filters are unconditionally
stable. Similarly, the transfer function for the IIR filter is shown in Eqn. 9
H(z)IIR =
P
i=0
biz i
QP
j=0
ajz j
. (9)
IIR filters could easily become unstable due to the complex pole-zero relationship
in the transfer function. However, IIR filters are usually more compact and provide
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stronger filtering capabilities. This problem is usually solved by using a cascade of
single-pole IIR filters, which are unconditionally stable, as shown in Fig. 15. The
cascaded IIR filter attenuates the noises from reference signal and the digital PD at
(20·n)-dB/dec slope, in which n is the number of poles introduced by the IIR filter
[4][48].
Figure 15: Block diagram DLF consists of cascaded single-pole IIR filters and PI
filters in an ADPLL [4].
Digitally-Controlled Oscillator (DCO)
The design of digital controlled oscillators (DCOs) can be derived from the design
of voltage-controlled oscillator (VCO). Two common topologies of DCOs are LC-tank-
based and ring-based DCOs. The LC-tank oscillator is based on resonance between
L and C components in the circuit. As shown in Fig. 16a, the oscillating frequency is
controlled by using control words to control how much capacitance from the varactor
bank is resonating with the inductor during operation. On the other hand, in Fig. 16b,
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the ring-based is based on the resonance of odd number of inverting gates tied in a
loop fashion. The frequency of oscillation is manipulated by either adjusting the
number of inverting gates in the ring or the delay of each inverting gates through
the control word. Limited by the phase-noise and jitter performance of pure digital
oscillator, i.e. ring oscillator, LC-tank resonance based ADPLL are more commonly
used in communication applications[49]. As stated previously, in this case, an ADPLL
is really a digital-intensive PLL. For the purpose of this work, we use ring-oscillator-
based ADPLL as an example to characterize the single-event sensitivity of ADPLLs.
However, the conclusion of the work could be extended to LC-tank-based digital-
intensive PLLs.
(a) LC-tank DCO (b) Ring DCO
Figure 16: Di↵erent DCO structures: (a) LC-tank based DCO [4] (b) Ring-based
DCO [50].
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Frequency Divider (FD)
A frequency divider (FD) is commonly used in the feedback path to accomplish
frequency multiplication at the output of the ADPLL. In an ADPLL with an integer-
N FD, the PLL generates an output clock signal at an integer multiple of the reference
frequency (fPLL = NfREF ), while in an ADPLL with an fraction-N FD, the output
frequency can increment by fractions of the reference frequency.
Many digital implementations of integer-N frequency dividers have been developed
for mixed-signal PLLs (charge-pump PLLs). Cascading divide-by-2 dividers in [51] to
form divide-by-N frequency divider, where N is a multiple of 2, is the most commonly
used topology for both charge-pump PLLs and ADPLLs.
Figure 17: Alternating division ratio of fractional-N PLL.
Fractional-N PLL can achieve arbitrarily fine time-averaged frequency-division
ratio of (Navg) by modulation of the instantaneous integer division ratio of N and
N+1. Fig. 17 reveals the principle in which the integer division is periodically altered
from N to N+1. The resulting average divide ratio will be increased from N by the
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duty cycle of the N+1 division:
Navg =
NTN + (N + 1)TN+1
TN + TN+T
= N +
TN+1
TN + TN+1
(10)
Analyzed Modular Design Implementations
Selective implementations of each module in common ADPLLs are analyzed in
this work:
(1) PD: All frequency-based, time-based and FSM-based PDs are analyzed in this
dissertation. RHBD design considerations and tradeo↵s are presented for di↵erent
types of PDs.
(2) DLF: Di↵erent orders of DLFs (i.e. from 1st-order to 3rd-order) are analyzed
in this dissertation. RHBD design guidelines are proposed to make design choices on
the design parameters of DLFs.
(3) DCO: DCROs are the focus of this dissertation due to their synthesizability
and area e ciency compared with LC-tank oscillators.
(4) FD: Integer-N FDs are the focus of this dissertation due to their popularity.
RHBD considerations can be extended for fraction-N FDs.
ADPLL Modeling
A top-down design flow starting with system behavior modeling is commonly
applied to large-scale digital system like ADPLLs. Despite the highly quantized
digital nature of all the components used in ADPLL topologies, behavioral modeling
of ADPLL is useful for a fundamental understanding of the functionality of the design.
System modeling of ADPLLs in literature usually falls into one of the two categories
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- phase-domain modeling and time-domain modeling.
Phase-Domain ADPLL Modeling
ADPLL is a discrete-time sampled system implemented with all digital compo-
nents connected with all digital signals. Consequently, the z-domain representation
of the system is the most natural and accurate fit[52][53][54][55][56].
Most of existing phase-domain ADPLL modeling has been conducted on TDC
ADPLLs due to their behavioral similarity with conventional CPPLLs. In fact,
Kratyuk etal. presented in [48] a direct translation between TDC-based ADPLLs and
conventional CPPLLs. Essentially, in a typical TDC ADPLL, the transfer function
of TDC-based PD can be approximated as the equivalent of the combination of a PD
and a CP in the CPPLL, shown in Eqn. 11,
ICP =
TREF
 TDC
, (11)
in which ICP is the nominal charge-pump current,TREF is the reference clock period
and the resolution of the TDC is  TDC .
The proportional path gain (↵) and integral path gain (⇢) in the DLF can also be
approximated with an analog filter R and C by using bilinear transform, as shown in
Eqn. 12 and Eqn. 13,
↵ = R  TREF
2C
, (12)
⇢ =
TREF
C
, (13)
Therefore, when the gain of the TDC cancels out with the gain of the DCO [57],
the open-loop function Hol(z) and close-loop transfer function Hcl(z) of a 2nd-order
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type-II ADPLL are demonstrated in Eqn. 14 and Eqn. 15, in which N is the frequency
division.
Hol(z) =
↵(z   1) + ⇢
(z   1)2 (14)
Hcl(z) = N
Hol(z)
1 +Hol(z)
= N
↵(z   1) + ⇢
(z   1)2 + ↵(z   1) + ⇢ (15)
Based on the translation between z-operator and s-operator shown in Eqn. 16,
the linear s-domain approximation of ADPLL z-domain model is constructed[52]:
z = es ⇡ 1 + s
fR
, (16)
in which fR is the sampling rate of the system, which is usually the reference clock
frequency fREF .
Therefore, in the s-domain, Eqn. 15 becomes
Hcl(s) = N
↵fRs+ ⇢fR
2
s2 + ↵fRs+ ⇢fR
2 (17)
Therefore, the damping factor ⇣ and the natural frequency !n of the 2nd-order
type-II loop are shown in Eqn. 18 and Eqn. 19.
!n =
p
⇢fR (18)
⇣ =
↵fR
2!n
=
1
2
· ↵p
⇢
(19)
When the gain of the TDC (kTDC) is not normalized against the gain of the DCO
(kTDC), Eqn. 18 becomes Eqn. 20 and Eqn. 19 stays the same.
!n =
p
⇢kDCOkTDCfR (20)
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Even though few studies were found on phase-domain modeling of ADPLLs with
frequency-based linear PDs and bang-bang ADPLLs [55][58], the modeling of the
DLF module, which is the main control for the loop dynamics, provides insights on
the loop behaviour in the formerly mentioned two implementations of ADPLLs.
Similar to an A/MS PLL, phase noise and locking time are important performance
parameters for ADPLL frequency synthesizers. When used in a communication
system, low-quality phase noise will reduce the e↵ective signal to noise ratio, cause
large bit error and reduce e↵ective data rates. Therefore, phase-domain models are
also utilized to investigate the relationship between phase noise performances and
ADPLL variables, such as TDC resolution, bit-width of di↵erent digital units, DLF
coe cients and DCO resolution [52][59][60].
Time-Domain ADPLL Modeling
In addition to phase-domain models, time-domain models for ADPLLs were
proposed in [61][62]. The proposed time-domain models in the literature use behav-
ioral model for each sub-block of the ADPLL realized using high-level programming
languages such as Matlab, C, or SystemC to accurately predict the transient, steady-
state, and phase-noise performance of the ADPLLs with minimal run-time complexity.
However, the models are presented in the form of pseudocode to achieve the level of
modeling accuracy which tends to obfuscates designers by all the detailed functions
in the ADPLL topology. An analytical model is lacking to provide designers with
decent modeling accuracy for system response, but also allows designers to locate the
key loop design parameters to tune when design for radiation environment.
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ADPLL vs CPPLL: Application and Limitations
Charge-pump PLLs (CPPLLs) have been popular for over three decades due to
architectural simplicity and ease of meeting the most demanding performance require-
ments. Until about a decade ago, almost all high-performance PLLs incorporate the
charge-pump architecture[16].
However, when implementing a conventional CPPLL in advanced nanoscale
CMOS technologies, the following points make it less appealing comparing to older
technologies:
(1) Due to the low supply voltage constraint and poor drain dynamic resistance
of MOS transistors, it is very di cult to implement near-zero input resistance for the
current sources at advanced technology nodes.
(2) Due to the MOS gate leakage, it is di cult to use high-density MOS varactors.
At the same time, on-chip metal-to-metal capacitors consume large area. In addition,
external capacitors are typically acceptable adds extra I/O interface, routing and
signal integrity issues. Therefore, capacitors for the loop filters in the CPPLLs are
di cult to integrate.
(3) Ensuring wide linear tuning range of a VCO is very di cult in low-voltage
technologies [63].
(4) CPPLL has rather a very limited bandwidth [64].
On the other hand, ADPLL architecture does not significantly a↵ected by the
issues addressed above. Besides, ADPLLs are more flexible and precise with the
digital circuitries to meet the diverse and strict requirements of advanced systems-on-
chip (SoCs). However, in ADPLLs, quantization in all of the digital control modules
can lead to phase noise increase. Digital activity for switching the DCO produces
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harmonic frequencies nearby the DCO resonant frequency, which can also create spurs
[65].
Since 2000, many successful ADPLLs have been presented both in academia
and industry. ADPLLs have started to be implemented in heating control system
that used to rely heavily on CPPLLs[66]. ADPLLs have been applied in indus-
trial, scientific and medical (ISM) band applications in wireless systems such as
WLAN, Bluetooth and Zigbee where low-power is required: ADPLL is used for
FM demodulaton [67], with FSK decoder in digital communications [68] and for
wide-band frequency tracking and noise reduction in [69]. ADPLL-based mobile
phone applications were developed in [6]. And ADPLL is used in high-speed clock
generation [70] [32], clock recovery circuit [57] [71] and in frequency synthesizers
[43][72][73][74][75].
In fact, there are many active on-going research topics involving ADPLLs as well.
Extensive research is conducted with a focus on proposing novel modular designs
of ADPLLs, such as DCOs[36], to improve overall loop phase noise performance.
Some other studies focus on targeting specific PLL performance. Design specification
comparisons between state-of-art ADPLLs and CPPLLs and the achieved targeting
performance are listed in Table 1. The table shows the areas where CPPLLs or
ADPLLs are competitive. Essentially, frequency synthesis at mm-Waves is still
dominated by analog PLLs. However, ADPLLs are showing advantages in targeting
design specifications, such as low power, wide tuning range and fast locking time. It
is also worth noting that a number of novel CPPLLs utilize ADPLL techniques to
achieve higher bandwidth and wide tuning ranges[76].
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Table 1: Design specification comparisons between state-of-art ADPLLs and CPPLLs
Targeting Performance ADPLLs CPPLLs
High Frequency 60 GHz[77] >160 GHz[78]
Low Power 78 µw @ 480 MHz[79] 6µw @ 2.5 GHz[80]
Low Jitter (RO) 1.25 ps [81] 0.4ps@ 2.5 GHz[82]
Low Jitter (LC) 145 fs @ 4.4-7.2GHz[83] 0.15 ps@ 2.21 GHz[84]
Wide Tuning Range 1 GHz-15 GHz [85] 35 GHz-41.88 GHz[86]
Wide Bandwidth 3.4 MHz[87] 5.5 MHz[88]
Fast Locking Time 2 cycles[31] <10 cycles[89]
Reported Technology 16 nm FinFET[81] 45 nm SOI [82]
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CHAPTER III
SINGLE-EVENT EFFECTS IN INTEGRATED CIRCUITS
Single-event e↵ects (SEEs) are circuit behaviors resulted from ionized free changes
generated from single particle incidence, as shown in Fig. 18. The primary particles
of concern in the space environment are protons, heavy ions, alpha particles, and
electrons. Typically, these particles are a result of cosmic ions, solar flares, products
of secondary interactions, or from a natural radiation decay [7]. Some SEEs, such as
single-event burnout (SEB) or single-event gate rupture (SEGR), are permanent or
hard errors. Most commonly observed SEEs in CMOS circuits are transient e↵ects,
which are the main focus of this dissertation. In analog circuits, SEEs can cause
unwanted noises, while in digital circuits, SEEs can result in direct data corruption,
i.e. turning a “1” into a “0”, or vice versa. In this chapter, the basic SEE mechanisms
are discussed in section III.1. Section III.2 briefs on a literature overview of single-
event transients (SETs) and single-event upsets (SEUs) in ICs. In addition, section
III.4 details previous work on SEEs in phase-locked loops.
Single-Event Mechanisms
As an energetic particle passes through the semiconductor material, carriers are
generated through coulombic interaction (i.e. direct ionization) or indirectly through
nuclear reactions with the lattice (i.e. indirect ionization). In direct ionization,
electron-hole pairs (EHPs) are created along the particle?s tracking path until it
has lost all its energy or left the semiconductor[90] as shown in Fig. 18[91] .
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Figure 18: Collection of charge deposited by heavy ion in a reverse-biased junction
[91].
The linear energy transfer (LET) is the metric used to define the energy loss per
unit path length of the energetic particle passing through the semiconductor and has
units of MeV·cm2/mg.The LET of a particle can be easily associated to its charge
deposition per unit path length [7]. As a reference, in silicon, a charge deposition
of 1pC/µm corresponds to an LET of 97 MeV·cm2/mg. This conversion factor of
about 100 MeV·cm2/mg is very handy and frequently used to convert LET in charge
deposition.
After charge is liberated into the reverse-biased p-n junction, the collection process
is divided into drift and di↵usion transport. Drift transport is a quick process
on the order of picoseconds in duration. In this process, the carriers are limited
only by their saturation velocity. During di↵usion transport, which is on the order
of microseconds, charge deposited within a di↵usion length of the junction can be
collected and contribute to the voltage transient at the node. Charge collection
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(a)
(b)
Figure 19: (a) Typical shape of the SE current at a junction. The total collected
charge corresponds to the area under the curve [90] and (b) Comparison of NMOSFET
drain current in TCAD mixed-mode and SPICE simulation of an inverter, where the
SPICE simulation used an independent current source to model the single-event pulse
[92].
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may occur in multiple nodes depending on the size of the di↵usion length and the
spacing of transistors [93]. The two mechanisms are illustrated in Fig. 19a. The
shape of the current pulse in Fig. 19a is the direct result of the charge collection
mechanisms discussed above. The current spike is due to the prompt collection of
charge via drift whereas the tail part of the current pulse is due to the di↵usion induced
charge collection. Finally, the total charge collected by the node corresponds to the
integral of the current over the total duration of the single event. If the SE charge
is deposited in a simple block of silicon, it will eventually recombine and equilibrium
will be restored. However, if the charge is deposited at or near a p-n junction, then
separation of charge carrier types, collection of this charge in di↵erent semiconductor
regions, and propagation to the device terminals occur and a single-event e↵ect is
resulted. In more advanced technology the originated single-event current spike will
be followed by a plateau e↵ect resulting from the circuit load, as shown in Fig. 19b.
Single-Event Transients (SETs) and Single-Event Upsets (SEUs)
In analog circuits, an analog single-event transient (ASET) can be quite long in
duration and large in magnitude due to the large time constants from the large sizes
of the transistors in the circuits. In addition, since the system is continuous, ASETs
could be largely indistinguishable from a legitimate signal. Extensive research has
been published on characterizing, classifying and mitigating ASETs [94][95][96].
In digital circuits, digital single-event transient (DSETs) can be latched by storage
devices and be read out as incorrect data (SEU). Electrical masking [97][98], temporal
masking[99], logical masking[100] and operational masking [101] are factors that a↵ect
the latching of the originating SET in the storage elements. Every storage device or
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latch has a ?window of vulnerability?. The window of vulnerability is the period
of time that determines whether the SET is latched or is not latched as shown
in Fig. 20[102][103]. Fig. 20 illustrates how SET is latched within the window of
vulnerability. In the 1st, 2nd and 4th cases, the SET is not latched because the
transient occurs outside of the sampling time of the latch. Only in the 3rd case, the
SET is latched in the storage element. As frequency increases, the SET pulse width
remains but the probability of latching SETs increases because of more frequent
occurrence of time vulnerability window [104]. Therefore, SETs start to dominate
chip-level single-event error rates at high frequencies.
Figure 20: An illustration showing how a pulse may or may not be latched by a
storage [91].
Prior Work Related to SEEs in PLLs
While limited work has been published regarding the SE vulnerability of ADPLLs,
extensive work regarding SEE characterization, modeling, and mitigation in A/MS
PLLs has been published. Due to structural and functional similarities between
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ADPLLs and A/MS PLLs, understanding prior work on A/MS PLLs (mainly charge-
pump PLLs) facilitates in understanding the SE vulnerability of ADPLLs. In fact,
the single-event model and hardening guidelines proposed for ADPLLs in this work
are compared with previous work on CPPLLs in Chapter VIII to provide conventional
PLL designers with a comprehensive understanding of RHBD PLLs. In this section,
subsection III.3.1 details previously reported single-event characterization results and
mitigation techniques of A/MS PLLs. And subsection III.3.2 focuses on modeling of
SETs in CPPLLs.
Single-Event Characterization and RHBD Techniques for CPPLLs
Since ASETs are the main concerns in SEEs for A/MS circuits like CPPLLs,
ASETs are commonly simulated by applying a current source representing the
radiation-induced photocurrent at the perturbed voltage node. Through SET
simulations and radiation experiments, the single-event vulnerability of conventional
CPPLLs to single-particle strikes was reported to be dominated by the SET response
of the charge pump module[11][105]. In a conventional current-based charge pump,
active devices are directly connected to the source, ground, and a low-pass filter. By
replacing that with a SET-resistant tri-state voltage-switching charge pump [105],
the removing speed of the charge stored on the struck node is no longer limited by
the driving capability of the current source. The SET induced phase displacement is
reduced by approximately 2 orders of magnitude[105]. However, the topology makes
the PLL more susceptible to noise from the voltage sources. The jitter performance
was shown to be 10 times worse than a conventional CPPLL when the operating speed
is at 400 MHz and increasing sensitivity with operation frequency was predicted.
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Other than the charge pump, most e↵orts have been focused on radiation
hardening VCOs. A way to radiation hardened a VCO by introducing redundancy
into the biasing stage and optimizing the number of stages of ring-oscillator is
proposed in [106]. The proposed technique for both charge pump and VCO combined
was shown to reduce the output phase displacement by 66% [107]. The VCO design
proposed by [108] utilized two current starved ring oscillators, whose virtual ground
node is controlled separately. The internal signals of any rings are connected to the
other ring as well, resulting in a situation where one ring negates a radiation strike
in the other ring. After a radiation particle incidence, the PLL design with this
hardening approach exhibited an overall worst-case jitter performance of 18.7% and
a fast locking time[108]. This hardening technique can result in higher immunity
towards variation and noise of voltage source but bigger areal penalty compared with
the PLL proposed by Loveless et al [12].
Figure 21: Original LC-Tank VCO topology is shown on the left, while the right
figure is the schematic of the RHBD VCO with a decoupling resistor R3 [109].
42
Compared to a RO, an LC-tank oscillator requires more area and consumes more
power but has outstanding phase noise and jitter performance even at very high
frequencies [109]. T. Wang et al. showed the vulnerability of active devices to single
event strikes, i.e. transistors, in one topology of LC-Tank oscillators, shown in the
left figure of Fig. 21. An RHBD method of introducing a decoupling resistor between
the oscillating stages and the biasing stages, as in the right figure of Fig. 21, was
proposed in the paper and proven to be e↵ective with experimental results.
Figure 22: Single-event hardened PLL with the complementary current limiter
(CCL)[110].
The above approaches are e↵ective in mitigating the e↵ects that SET imposed
on PLLs. Nevertheless, the design of PLLs becomes more complex, as the charge
pump, LPF or VCO should be re-designed. [110] presented a hardening technique of
utilizing a SET-resistant complementary current limiter (CCL) between the charge
pump and VCO, which can result in minimal impact on the PLL loop parameters and
design flow. Fig. 22 illustrates the structure of the CCL. Based on the SET failure
mechanism, the proposed CCL, which is composed of a sense amplifier and a resistor,
is active only when the SET current from CP is greater than 2IP (2IP is a margin
43
to keep the CCL circuit from falsely switching), thus mitigating the e↵ect the SET
current imposes on the control voltage of VCO. Simulation results showed that this
RHBD technique was able to reduce the voltage perturbation on the input of the
VCO, either induced by single-event strike, or loss of lock due to phase or frequency
shift in general, by up to 93.1% and reduce the recovery time by up to 79.0%[110].
Modeling of SETs in CPPLLs
H. H. Chung et al. investigated the behavior of a CPPLL if an SE strike at the
output of PFD/CD resulted in VCO control voltage perturbation. The overall model
of CPPLL for SET characterization is shown in Fig.23[111], where Kpfd is the gain
of the PFD, which includes the PFD and CP. F (s) is the transfer function of loop
filter (integrator), Kvco is the gain of the VCO, and 1/N is the feedback factor. Kpfd
has units of volts/radian or amps/radian (dependent on the type of PFD) and Kvco
has units of radians/(second·volt). The SET induced current is presented using an
ideal rectangular current pulse with the pulse with the pulse height of Ipulse and the
duration of time T. For an integer divider value N, when the PLL is locked the error
response is zero. Therefore, any disturbance inside the loop can always be presented
as an error signal, which excites the PFD/CP as well as the control voltage Vctrl. The
transfer function of the PLL error response ('e) in terms of the single event strike
current (Iin) is derived below in Eqn. 21.
'e(s)
Iin(s)
=
KvcoF (s)
Ns+KpdfKvcoF (s)
(21)
By plugging the SET current Laplace profile into the equation above, the author
44
Figure 23: Overall model of a CPPLL for SET characterization [111].
obtained the uniform time domain response of error response of the PLL.
'e(s) =
Ipulse
KPFD
(1 e ⇠!nt(cos(!n
p
(1 ⇠2)))t  ⇠p
(1  ⇠2)sin(!n
p
(1 ⇠2))t)(u(t) u(t T ))
(22)
where the natural frequency !n and the damping ratio ⇠ are:
!n =
r
IPKV CO
2⇡Cl
, ⇠ =
RP
2
r
IPClKV CO
2⇡
(23)
where IP and RP are the resistance and current of the CP respectively. Cl is the
capacitance of the LPF. A conclusion both from theoretical analysis and experimental
results was that the settling time is proportional to the peak control voltage deviation
V CMAX and the SET pulse width T. The authors also showed that the frequency
disturbance caused by a single event strike increases as the PLL bandwidth increases
[111]. Using similar approaches, Z. Zhao et al. found the settling time is also inversely
proportional to the settling time constant ⇠!n. And VCMAX is dominated by the
SET pulse amplitude Ipulse and the loop filter resistance RP [112].
Loveless et al. modeled SE hits in VCOs by two current sources (ID) representing
the restoring device current in a current-starved inverter, an output node capacitance
(C), and a current source representative of the current induced by the SE (Ihit), as
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Figure 24: A simple model for a SE hit in a current-starved inverter can be presented
by two current sources (ID) representing the restoring device current in a current-
starved inverter, an output node capacitance (C), and a current source representative
of the current induced by the SE (Ihit) [106].
shown in Fig. 24[106]. In the paper, phase displacement ( disp) was first presented as
a measure of the severity of SET resulting from ion strikes in the CPPLL. An SET
propagation model for CPPLLs was proposed later in [107] based on conventional
phase-domain transfer functions of linear PLLs for noise analysis. Through the
proposed analytical model, the output phase displacement of the CPPLL ( disp) due
to SETs in di↵erent sub-circuit was presented, in units of radians. The output phase
displacement can be presented as a function of the PLL critical time constant (⌧crit),
as shown in Eqn. 24,
⌧crit =
 flock
!n2
, (24)
in which ⌧crit is defined as the minimum time constant of the initial perturbation
required to maximally disturb the closed-loop PLL and trec is the ideal recovery time
of the loop. As shown in Eqn. 25,
 disp =
2⇡!n2trec
 flock ± !n2trec =
2⇡trec
⌧ crit
± trec, (25)
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!n is the PLL’s natural frequency,   is the feedback factor, and flock is the steady-
state output frequency in phase lock. This vastly simplifies the analytical analysis
of SETs in CPPLLs, which allows designers to make tradeo↵s on design parameters
to meet both electrical and radiation-hardness requirements. Critical time, i.e. the
recovery time from upset, is defined as the amount of time it takes for Ihit to be larger
than ID.
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CHAPTER IV
ADPLL MODULAR SINGLE-EVENT (SE) CHARACTERIZATION AND
ANALYSIS
SE characterization of ADPLL was carried out in order to understand the behavior
of di↵erent types of ADPLLs operating in the radiation environment, which is
essential for developing RHBD solutions. Di↵erent modules in the ADPLLs are
susceptible to di↵erent types of SE-induced errors. Therefore, SE characterization
of ADPLL is divided into two portions based on the types of errors. Shown in
Fig. 25, as stated in Chapter II, fREF is often less than 500 MHz generated from
crystal or quartz oscillators[5][113][114]. Since PD and DLF operate by the reference
clock, SEU-induced errors are the main concerns. Similarly, the FD and other global
registers consist of mostly storage elements, while DCO, FREF, and RST trees consist
of only logic elements. Therefore, PD, DLF, FD and other global registers (global
reset RST and oscillator enable ENABLE) are SEU-sensitive modules (indicated with
light yellow color), while DCO, FREF, and RST trees are prone to SET perturbations
(indicated with red color). Since SETs from RST and CLK tree a↵ects digital systems
in complex ways and can be hardened by sizing the bu↵ers in the distribution network
bigger, they are not discussed in the scope of this work.
In this chapter, section IV.1 discusses the observed single-event error signatures
and proposed error metric. The SET characterization of DCOs in ADPLLs is
completed and presented in Section IV.2. Section IV.3 goes into details about the
SEU characterization results on the PD and DLF. The overall SE characterization of
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Figure 25: SEU-sensitive modules and SET-sensitive modules in an ADPLL.
common 1st and 2nd-order ADPLLs is completed and presented in Section IV.4.
Error Signatures and Error Metric
Three primary types of errors signatures following an single-event perturbation in
ADPLLs have been observed: (1) loss-of-lock errors, (2) temporary-frequency errors
and (3) limit cycle error [115]. An error metric - perturbation time metric - was
proposed to quantify the severity of SE-induced errors[116]. The perturbation time is
defined as the time period when the ADPLL output frequency is outside of the original
jitter tolerance due to the SEU occurrence. And perturbation time is quantified in
terms of reference clock cycles.
An example of the three error types is shown in Fig. 26 [117] where the ADPLL
output frequency is plotted versus time. The ADPLL is in-lock within the period with
a relatively constant control word versus time. Temporary-frequency errors (Fig. 26a)
and loss-of-lock errors (Fig. 26b) have been analyzed previously in [116]. Temporary-
frequency errors are not able to cause loss of frequency lock, because they only last
for a time period that is shorter than the bandwidth of the ADPLL. Limit cycle error
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(a)
(b)
(c)
Figure 26: SEU signature transient waveforms in terms of ADPLL output frequency
plotted over time[117].
50
occurs when the ADPLL engages in frequency and phase tracking but never locks,
resulting in output frequency oscillating spanning over the frequency tuning range.
Limit cycle error often requires system reset if the oscillating persists.
Essentially, limit-cycle errors are the results of non-linearity in the system[118],
in which the design keeps looping from frequency f0 to fm and back with fixed steps
every time from  f0 to  fm. Therefore, the ADPLL stays in the loop forever until
another perturbation happens, such as noise or system reset.
When a large perturbation is introduced to a high-order ADPLL by perturbing
the bits in the register that corresponds to the system poles directly or indirectly, the
system damping ratio is changed, which leads to an oscillating behavior (underdamp-
ing), as shown in Fig. 26c. The relationship between other registers and the pole
register is design dependent; however, the more abrupt the damping ratio changes,
the longer time it takes the system to correct the error.
Even though in systems driven by PLLs with large frequency division factor M,
temporary-frequency errors can still pose a threat, as the PLL output is deviated
from the desired frequency for at least 1 reference clock period, i.e. M oscillation
period. Temporary-frequency errors are still considered less severe comparing with
the other two types of errors.
ADPLL SET Sensitivity Analysis and Verification
For advanced technologies, the error rates for combinational logic have begun to
dominate the overall single-event error rate (SER) at high frequencies[119][120][121][122].
This is because shrinking of feature sizes of transistors lowers the charge requirements
to represent a logic HIGH state (resulting in higher number of SETs). And at higher
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frequencies, increased number of clock edges makes it more possible for SETs to be
latched. SET sensitivity of the DCO and other digital blocks in ADPLLs are discussed
in this section.
SET Sensitivity Analysis of DCROs
SET-induced Error Signatures in Standalone DCROs
To characterize SET-induced errors in standalone DCROs, a 13-stage DCRO was
designed in the UMC 40 nm Bulk CMOS process comprised of inverters of varying
size, multiplexers, and a NAND gate, as shown in Fig. 27. This design uses coarse
and fine frequency tuning schemes. Coarse tuning is achieved by using a control word
(digital code) to select di↵erent feedback paths through a multiplexer to adjust the
output frequency. Fine-tuning is achieved by using a control word (digital code) to
select di↵erent capacitive loads from the capacitor bank in the fine-tuning cell. A
fixed delay block is utilized to set the center frequency.
Single-event transient (SET) simulations and TPA laser experiment were per-
formed on the DCRO designs using ion-induced current profiles obtained from
calibrated 3D TCAD models [92]. The current profile is injected to every node in
the circuits over the clock period to determine the error signatures and worst case
SET responses of the output oscillating signal. In addition, the SET simulation is
conducted basing on the assumption of only one node in the circuit is collecting
charges at one time.
When a single-particle perturbs the actual oscillator, three di↵erent types of
transient errors can occur from the resulted SET: erroneous (missing) pulses, duty
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Figure 27: Block diagram of the DCRO design implemented in a 40 nm bulk CMOS
technology[50].
cycle errors and harmonic errors, as shown in Fig. 28.
Duty-cycle errors refer to cases when the logic HIGH/LOW pulse widths di↵er
from the original signal resulted from voltage perturbations. Similarly, missing pulses
represent the case when one or more pulse(s) are absent from the output. These error
signatures have been reported in clock circuits like CPPLLs and digital-locked loops
(DLLs)[123][105]. As shown in Fig. 28, these types of transient errors are usually not
persistent, but they can a↵ect the original signal by shifting the signal in phase.
SE harmonic errors may be induced by SETs that result in the presence of one
or more additional pulses occurring within the typical oscillation period, resulting
in the oscillator operating at a harmonic frequency (usually an odd multiple of the
original frequency), as illustrated in Fig. 28. The introduction of harmonic frequencies
may result in system errors and/or synchronization problems and it is imperative to
characterize, model, and develop mitigation schemes to address these errors.
A phase displacement metric has been used to quantify missing pulse and duty
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Figure 28: SET-induced duty cycle error (second), missing pulse error (third) and
harmonic errors (bottom) in reference to the unperturbed clock (top)
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cycle errors[123][105]. In the case of Fig. 29a, the phase di↵erence between perturbed
and unperturbed oscillation signal is cumulative in time. The accumulated phase
error,  i, for ith oscillation period, corresponding to  ti( ith perturbed oscillation
period) is shown in Fig. 29b.
The perturbed signal shown in Fig. 29 eventually settles back to the original
period, therefore the maximum accumulated phase di↵erence ( max ) resulting from
a single particle hit is finite (and in this case is equal to 7⇡). A harmonic response
is determined to have occurred when the accumulated phase di↵erence exceeds 2⇡
radians, indicating at least one additional erroneous oscillation period, thus appearing
as the third harmonic. The harmonic response is always observed to eventually
dampen due to parasitic and pulse stretching/broadening e↵ects in DCROs.
The mathematical relationship between  i and tSETi is illustrated in Eqn. 26,
 i =
2⇡|tSETi|
Tclk
, (i = 0, 1, · · · , 6) (26)
in which Tclk is the average clock period without any perturbation and the absolute
value of tSETi is used. While harmonic errors would usually result in positive tSETi,
duty cycle or missing pulse errors could sometimes lead to negative tSETi.
Laser-induced carrier generation for radiation testing based on two-photon absorp-
tion (TPA) has been demonstrated [124][125]. A 13-stage DCRO was tested using the
TPA laser technique at Vanderbilt University with an estimated beam spot size of
1.2 µm2. The laser system used in this work employs optical parametric generation
(OPG) in a BBO crystal to convert 800nm, 120 fs pulses at a repetition rate of 1
kHz from a Titanium/Sapphire chirped-pulse amplifier (Titan, Quantronix, Inc) into
signal and idler wavelengths. The OPG (TOPAZ, Light Conversions Inc) is turned to
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(a) tSETi
(b)  i
Figure 29: The time di↵erences tSETi between the rising edges of the perturbed and
unperturbed clock (a) and phase di↵erences  i corresponding to them (b).
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Figure 30: The maximum accumulated phase error for di↵erent collected charge
values.
a signal wavelength of 1260 nm; available pulse energies at this wavelength can exceed
150 µJ [126]. The output nodal voltage and photodiode peak voltage were recorded
using a high-speed Tektronix TDS6124C oscilloscope with a 12 GHz bandwidth and
25 ps sampling resolution. The test circuit was mounted in a custom-milled metal
package with microstrip transmission lines and K-connectors. Biasing was supplied
using a Keithley 2410 Source Meter. For all measurements, the device under test
(DUT) was mounted on an automated precision linear stage with a minimum step
size of 0.1 µm. The DCRO design was tested at 0.9 V, with a digital control word of
all-0s set to digitally bias the RO to operate at around 1 GHz. All experiments were
performed at room temperature.
Laser strikes were performed at one specific location of a specific gate in the
DCRO with varied laser energies. The incident laser pulse was asynchronous from
the oscillation period to enable strikes performed at the node spanning over the
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Figure 31: Measured maximum accumulated phase error versus laser energy squared
for the DCRO design operated at 0.9 V.
oscillation period. The laser testing results are shown in Fig. 31. The top plot in
Fig. 31 shows the measured maximum accumulated phase error over the squared
energy of corresponding injected laser pulse. The bottom plot shows the number
of laser strikes capable of inducing phase errors (during the half of oscillation period
when the transistor is o↵), as a function of binned laser energies. The top figure shows
that laser irradiation is able to induce harmonic errors (denoted by red diamonds in
Fig. 31) and duty-cycle errors /missing pulse errors (denoted by blue triangles in
Fig. 31) in the DCRO design. The numbers in parenthesis indicate the number of
events observed at the same laser energy and same output accumulate phase error,
i.e. error counts symbolized by the clusters of red diamonds. The harmonic errors are
distinguished from the duty-cycle errors because they exhibit maximum accumulated
phase errors ( MAX) of greater than or equal to 2⇡. And they are distinguished from
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the missing pulse errors because they lead in phase rather than lagging in phase in
the case of a missing pulse error. It is observed that only a window of laser energy
from the minimum to the maximum (LMIN ⇠ LMAX) can induce harmonic errors for
this logic gate in the DCRO. The bottom figure is provided to illustrate the statistical
di↵erence in the likelihood of observing harmonic errors in and outside of this laser
energy window. From the experimental data, for the binned laser-energy-squared of
[0.06 nJ2, 0.08 nJ2], the likelihood of observing harmonic errors is around 30% (9
counts out of 25 counts), while that for the binned laser-energy-squared of [0.08 nJ2,
0.10 nJ2] is close to 0 (0 out of 118 counts). The x-axis in Fig. 31 is in nJ2 because
for TPA laser experiments, carrier deposition is proportional to the square of with
the laser pulse energy [124].
Since, as stated in [127][128], SET pulse width is proportional to incident laser
pulse energy, the observed laser energy window corresponds to an SET pulse width
window (harmonic vulnerability window[50] ), which validates the harmonic analytical
model. In addition, all duty cycle errors, missing pulse errors and harmonic errors
are observed for the DCRO design.
DCO SETs Induced ADPLL Errors
As stated in Chapter IV, a 1st-order frequency-based linear and a bang-bang
ADPLL was designed and synthesized using the IBMCS7RF standard cell library.
Only PI filters with proportional path gain of 2 1 are used in the DLFs in the ADPLLs
(i.e. no cascading FIR/IIR filters). The DCO used in both ADPLLs are ring-based
designs using a 7-bit control word through a multiplexer to control the length of the
DCRO thus controlling its output frequency. The gain of the DCO is in the range
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of 1 ⇠ 4 MHz/LSB. SET-induced errors for the DCOs in the ADPLL designs were
studied by injecting SEE current sources using the ISDE bias dependent SEE model
[92] at all the internal nodes of DCO over the oscillating period when the ADPLL
is locked at the desired frequency. The output of the ADPLL was monitored to
determine the SET-induced error signatures. Frequency division of 8 was used for all
the SET simulations.
As shown in Fig. 32, when the ADPLL is locked at each locking frequency that
corresponds to digital control word from 0-120 at interval of 20, the maximum
perturbation cycles for SETs injected at all the internal nodes of DCO over clock
period are plotted for both ADPLL with integer-based linear PD and bang-bang PD.
During the SET simulation, all duty-cycle, missing-pulse and harmonic errors were
observed for SETs injected in DCOs in a closed-loop design. Duty-cycle and missing-
pulse errors in DCROs manifest as temporary-frequency errors in ADPLLs due to
its small phase deviation from the locking states. However, SET-induced harmonic
oscillation result in di↵erent loop behavior for the two simulated designs.
In Fig. 32, for bang-bang ADPLLs, due to the time-based phase detection and
limited frequency-tuning step sizes when reacting to the harmonic oscillation, the
ADPLL only increments or decrements the digital control word for the DCRO for a
few reference clock cycles and the harmonic oscillation deceases. Therefore, minimal
perturbation, i.e. temporary-frequency error, is resulted at the ADPLL output. On
the contrary, for linear ADPLLs, the integer-based linear PD counts the reacts to
the changing of output frequency significantly more abruptly than bang-bang PDs,
which results in longer frequency perturbation time and can induce loss-of-lock errors
in ADPLLs.
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In addition, as stated in previous work in [129], a mathematical equation has to
be satisfied between the total loop delay of the ring and the SET pulse width for the
sustaining of SE harmonic oscillation. In the simulated ADPLL design, changing
the digital control word for the DCRO is equivalent to changing its loop delay.
Extremely long harmonic-error-induced output perturbation time was observed at
locking control word of 30 and 90. This is due to the accumulated frequency error
input for the integer-based linear PD from harmonic oscillation over several reference
cycles, which occurs only when the harmonic oscillation can be sustained according
to the mathematical model in [129].
Figure 32: Maximum perturbation cycles for SETs injected at all the internal nodes
of DCO over clock period are plotted for both ADPLLs with integer-based linear PD
and bang-bang PD.
SET Sensitivity of Other Logic Blocks
It is stated previously that since the logic blocks PD and DLF operates at low
frequencies (less than 500 MHz), SEUs those logic blocks are the main concerns for
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those modules. Detailed analysis for this statement is presented in this section.
(a) (b)
Figure 33: Layout screenshots of the ADPLL design on (a) 32nm SOI technology and
(b) 65nm bulk technology.
A typical bang-bang ADPLL design was synthesized and laid-out across three
technologies - 32nm SOI, 65nm bulk, and 180nm SOI technologies. The design used
a 7-bit digitally-controlled ring oscillator. The DLF module of the ADPLL consisted
of a proportional path with a gain of 2 1 and an integral path with a gain of 2 4. The
operating frequency range for the reference clock frequency of the ADPLL design was
from 40 MHz to 100 MHz. Layout screenshots of designs on 32nm SOI and 65nm
bulk technologies are presented in Fig. 33. The simulated design specifications for
the four ADPLLs are shown in Table 2.
The maximum SET pulse widths for particle LET of less than 60MeV   cm2/mg
for each technology are estimated from literature. For instance, Chen etal. showed
TCAD simulation results on digital SET pulse widths for 180nm PD SOI. At room
temperature for LET of 60 MeV   cm2/mg, SET pulse widths for floating-body and
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body-tied inverters are 0.42 ns and 0.05 ns respectively[130]. Therefore, 0.42 ns is the
reported maximum SET pulse width for 180 nm SOI in that paper. The summarized
maximum SET pulse widths for all three technologies are listed in the table below in
Table 2, listed in which are comparisons of area and gate counts for logic gate and
FFs in the logic blocks (PD and DLF combined), and also the setup and hold time
for FFs of ADPLL designs.
Table 2: Comparisons of ADPLL designs and maximum SET pulse widths (PWs)
across technologies.
32nm SOI 65nm Bulk 180nm SOI
MAX SET PWs (ps) 107 [131] 250 [132] 420 [130]
Logic Gate Counts 110 111 119
FF Counts 22 22 22
Logic Gate Area (µm2) 57.6 3219 12554
FF Area (µm2) 135 341 5280
FF Setup-Hold Time (ps) 43 72 120
As stated in Chapter II, a window of vulnerability exists for the originating SET
to be latched in a FF. In fact, the SET-induced error probability can be described as
follows[133]:
PERROR =
tpw + tSH
T + tpw
, (27)
where tpw is the generated pulse width, tSH is the set-up and hold time, T is the
clock period (T=1/f) and f is the operating frequency. For low operational frequency,
static upsets are dominant. As frequency increases, temporal masking factor related
to the pulse generated and the set-up and hold time of specific circuits becomes larger.
This leads to increased vulnerability to SET-induced soft errors and logic upsets may
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dominate overall soft errors.
Assume average logic masking probability is Pmask, i.e. every originating SET in
the logic path will be masked when propagating to the registers with a probability
of Pmask. Using the maximum SET pulse widths for logic gates and the FF setup-
hold time for the specific technology, PERROR can be calculated for a specific clock
frequency. The SET-induced error probability is dependent on Pmask, PERROR,
the logic gate area, the SE susceptibility of transistors and radiation environment,
while SEU-induced error probability is only dependent on the FF gate area, the SE
susceptibility of transistors and radiation environment. Therefore, the ratio between
them is technology invariant and is only dependent on the design topologies, which
is shown in Eqn. 28
PSET
PSEU
=
Alogic · PERROR · (1  Pmask)
AFF
, (28)
in which Alogic, AFF are the area of the logic gates and FFs, respectively.
SET latching probability (PERROR) (indicated with black triangles) across tech-
nology nodes is shown in the black curve in Fig. 34 at clock frequency of 100 MHz.
As expected, SET latching probability decreases from 180nm SOI to 32nm SOI
technology due to the decrease of maximum SET pulse width. The curve with blue
squares in Fig. 34 is the ratio of SET- and SEU-induced error probabilities for the
ADPLL designs across technology nodes at clock frequency of 100 MHz with logic
masking probability Pmask=0, which indicates that every originating SET in the logic
path will be able to registers without masking. However, reported logic masking
probability for a digital circuit generally stays in the range of 10% ⇠ 50%[134].
Therefore, SEUs are more than 10x more likely to cause an output errors for PD
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and DLF comparing to SETs in theses modules and the trend exacerbates with the
scaling of technology.
Figure 34: The ratio of SET- and SEU-induced error probabilities for the ADPLL
designs (blue) and the SET latching probability (PERROR) (black) across technology
nodes with logic masking probability Pmask=0 at reference clock frequency of 100
MHz.
ADPLL SEU Sensitivity Analysis and Verification
For PD, DLF and FD design modules, SETs in the digital logic have to be latched
in FFs to manifest as a design output error. Since stable, low frequency crystal
oscillators are often chosen as the reference clock (fREF ) to minimize injected reference
period jitter, fREF is often less than 500 MHz[5][113][114]. SEU-induced errors are
the main concerns for PD and DLF, since they operate by the reference clock.
In this section, as shown in Fig. 35, the response signatures of common ADPLL
topologies to SEUs in the ADPLL sub-circuits are compared through FPGA-based
fault injection experiments [135]. The impact of di↵erent sub-circuit topological
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Figure 35: Block diagram illustration of conducted FPGA-based fault injection
experiment.
design choices (not physical implementation) on the overall ADPLL SEU performance
is analyzed. The maximum perturbation time and frequency error of the output signal
is used to quantify the SEU responses of each of the sub-circuits. The most sensitive
registers to SEUs are identified and mitigation strategies proposed.
FPGA-based Fault Injection Experimental Setup
Through instantiation of the ADPLL designs using the IBMCS7RF standard cell
library, the number and topological locations of the storage elements (i.e. flip-flops)
utilized in each design module are identified. Similar to the SET/SEU simulation
setup stated in the previous chapter, ADPLL design topologies with di↵erent PD and
DLF implementations are synthesized onto the FPGA in order to perform at-speed
hardware fault experiments and verify the SEU simulation characterization results.
The ADPLL designs utilize counter-based DCOs[136], of which the period of the
output signal is linearly proportional to the digital control word. These DCOs are
representative of a typical ring or LC-tank based DCO [5] for translating the digital
word change to output frequency change(as stated in Chapter II) and understanding
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the overall ADPLL SEU responses. Measured specifications of the synthesized
ADPLL designs are listed in tables presented in following subsections. SEU-induced
error signatures were studied by performing an exhaustive FPGA-based fault injection
campaign[135] based on the SEU Simulation Tool (SST)[137]. Over 50 faults were
injected randomly over time during locking state for each flip-flop used in the
ADPLL sub-circuits. During these tests, the output of the ADPLL was monitored to
determine the worst-case SEU responses.
The FPGA-enabled hardware study described here represents an analysis of the
implication of topological design choices on SEE response, not the physical details
of mechanisms. Clearly, FPGA hardware implementations of the ADPLLs of study
here do not represent the details of transistor-level ASIC design instantiations, nor
is that the goal of this study. The intent of this study is to elucidate the impact of
logic topology choice on error response.
SEU Sensitivity Analysis
In this section, design choices for each module in a typical ADPLL are evaluated
based on their impact on overall ADPLL SEU performance. One module is chosen
as the variable every time for comparing design choices to avoid overlapping of
parameters. The maximum SEU-induced perturbation duration of the output in
terms of the number of reference clock cycles is monitored in order to compare the
ADPLL SEU responses across several design topologies.
Experimental fault injection results are elaborated in the following subsections for
the SEUs injected at the registers in the PD, DLF and FD. For SEUs within the PD,
registers are used for up and down bits in a bang-bang topology and for counter values
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in the frequency-based PD topology. For SEUs within the DLF, feedback registers
are used corresponding to the number of poles in the DLF. The SEU response was
plotted as a function of the bit weight (from the least significant bit or LSB to the
most-significant bit or MSB) of the register. SEU in the single-bit bang-bang PD is
plotted in the same manner so as to compare directly to the response of the DLF.
Limit cycle errors are denoted by arrows pointing to infinity where the frequency
perturbation is uncorrectable and requires restarting of the system.
The design choices this work has evaluated are listed below:
• PD: bang-bang PD, integer-based frequency PD and fraction-based frequency PD
• DLF: 1st-order PI filter, 2nd-order PI filter, and high-order DLF with PI filter
cascaded with FIR/IIR filters
• DCO: number of bits in the digital control word (i.e. gain of the DCO kDCO)
• FD: counter-based FD with integer divisor of 4/8/16
PDs
As stated in Chapter II, three major types of PDs are commonly utilized in
ADPLLs - frequency-based PDs, time-based PDs and FSM-based PDs. TDC is
one of the most common PD topologies used for time-based phase detection or both
frequency or phase error detection. However, TDCs implemented on FPGAs are faced
with di↵erential nonlinearity (DNL) from limited circuit granularity and resolution.
[138][139]. [140] proposed a TDC with sub-cell-delay resolution. However, the
proposed TDC topology is drastically di↵erent from the TDC version in application-
specific integrated circuits (ASICs), making it di cult for SEU fault injection and not
68
comparative to ASIC design instantiations. Therefore, three types of PDs are chosen
to be discussed in this section - bang-bang PD, integer-based frequency PD and
fraction-based frequency PD. FSM-based PDs, which can switch between frequency-
detection mode and time-detection mode, are discussed in Chapter V.
To discuss the impact of the di↵erent topological choices of PDs on the SEU
performance of the overall ADPLL, six ADPLL designs are analyzed consisting
of 1st-order and 2nd-order ADPLLs with the three di↵erent types of PDs. Since
the frequency-based PDs operates linearly in the frequency domain, ADPLLs with
integer-based and fraction-based linear PDs are referred to as “linear ADPLLs” in
this section. An 8-bit counter-based DCO and a frequency divider with frequency
division of 8 are shared across all six designs. The experimental measurements of the
designs are provided in Table 3.
Table 3: Design measurements for 1st-order and 2nd-order 7-bit linear and bang-bang
ADPLLs at 713 Hz.
ADPLL (# of pole) 1 2 1 2 1 2
PD integer-based BB fraction-based
Period jitter <0.1% <0.1% 3.4% 3.4% <0.1% <0.1%
Frequency range 285Hz⇠10.5MHz
Frequency tuning resolution 40 ns/LSB
Loop filter gain ↵ 1/2 1/2 1/4 1/2 1/2 1/2
⇢ N/A 1/16 N/A 1/16 N/A 1/16
Gain implementation k 7
n 1 4 2 4 1 4
Lock-in speed
(# of ref. clk cycles) 40 45 60 111 35 40
1) SEUs in the 1st and 2nd order bang-bang ADPLLs
Fig. 36 shows the SEU responses of the 1st and 2nd order bang-bang ADPLL for
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faults injected in each PD and DLF register bit. As expected, SEUs in the bang-bang
PD only result in temporary-frequency errors at the output for less than 5 reference
clock cycles. SEUs in the registers corresponding to the first and second poles of the
DLF exhibit a bit weight dependence on the length of the perturbation from LSB
to MSB. In addition, SEU-induced limit cycle errors were witnessed for the highest
2 bits of register corresponding to the second pole in the 2nd-order ADPLL. The
ADPLL recovered for SEUs occurring in bits 7 and 8, as shown in Fig. 36b.
(a) (b)
Figure 36: FPGA fault injection results on SEU sensitivity of di↵erent registers in
(a) 1st-order bang-bang ADPLL (the inset figure is the zoomed-in version)and (b)
2nd-order bang-bang ADPLL at the same output frequency of 713 Hz.
2) SEUs in the 1stand 2nd order linear ADPLLs
Fig. 37 shows the comparison between SEU responses of the 1st and 2nd order
linear ADPLL with fraction-based linear PD and integer-based linear PD for faults
injected in each PD and DLF register bit. In contrast to bang-bang ADPLLs. SEUs
in the linear PD are able to induce loss-of-lock errors in both 1st and 2nd order linear
ADPLLs. This is due to the large control word or frequency deviation as a result of
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(a)
(b) (c)
Figure 37: FPGA fault injection results on SEU sensitivity of di↵erent registers in
(a) 1st-order ADPLL with fraction-based linear PD and integer-based linear PD, (b)
2nd-order ADPLL with integer-based linear PD and (c) 2nd-order linear ADPLL with
fraction-based linear PD at the same output frequency of 713 Hz.
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integrating the PD output through the DLF proportional path (shown in Fig. 13).
SEU-induced limit cycle errors were also observed for the highest bits of the register
corresponding to the second pole in the 2nd-order ADPLL, as shown in Fig. 37b.
In addition, Fig. 37a shows that a 1st-order ADPLL with integer-based linear
PD exhibit better single-event performance than a comparable ADPLL with a
fraction-based linear PD. This is because the former design exhibits shorter maximum
perturbation time at bits with large bit weights. The former design also has fewer
the overall sensitive bits both in PD and DLF compared with the latter design.
A similar comparison is observed by comparing Fig. 37b with Fig. 37c for 2nd-
order linear ADPLLs. However, the length of the perturbation exhibits less bit weight
dependence from LSB to MSB for fraction-based linear ADPLLs comparing with
bang-bang ADPLLs. This is because the divider in the fraction-based linear PD
introduces another level of non-linearity to the system, which requires longer time to
settle.
DLF
As stated in previous chapters, two major design parameters for the DLF in an
ADPLL are the order of the DLF and the gain to the integral path and proportional
path. A higher order DLF uses more integrators as the poles for higher filtering
capability. Similarly, larger incoming changes are required with a lower gain in the
paths to increase or decrease the current control words, which means higher filtering
capability as well.
A. Gain implementation
It is convenient to implement the proportional path gain (↵) and integral path
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gain (⇢) in power-of-2 values, i.e. 2 n, since the multiplying operation then simplifies
to a trivial right-shift by n bits. However, the right-most n bits are preserved along
with the k-bit control word during calculation for precision. For instance, 11-bit
register is used for a 7-bit ADPLL for a gain of 2 4. The integral gain ⇢ is required
to be much smaller than ↵ to avoid system overdamping [141].
To illustrate the impact of gain implementations on the ADPLL SEU performance,
a 1st-order ADPLL design using a 1-bit (bang-bang) PD, a 8-bit counter-based DCO,
a 1st-order DLF and a FD was synthesized on an Altera FPGA board for fault
injection experiments. The proportional path gain (↵) of the DLF is varied from 1/2,
1/4, 1/8 to 1/16. As illustrated in Fig. 38, ADPLL SEU performance worsens with
decreasing of gain. For high-order DLFs, the integral gains for other paths are set by
the gain for the proportional path for system stability. Therefore, the results can be
extended for high-order DLFs.
Figure 38: FPGA fault injection results on DLF in a 1st-order ADPLL with di↵erent
proportional gain (↵).
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B. Order of the DLF
Two designs sharing the same a 1-bit (bang-bang) PD, a 8-bit counter-based DCO,
and FD, but di↵erentiated by the DLFs, were synthesized on Altera FPGA board for
fault injection experiment. DLFs in both designs use PI filters only (i.e. without
cascading FIR/IIR filters). One of the two designs is a 1st-order bang-bang ADPLL,
which incorporates a PI filer with proportional path with a proportional gain of 2 1
only. And the other design, a 2nd-order bang-bang ADPLL, utilizes a PI filer with
proportional path with a gain of 2 1 and a integral path with a gain of 2 3.
Figure 39: FPGA fault injection results on SEU sensitivity of PI filters of the DLFs
in 1st-order and 2nd-order ADPLLs.
For SEUs occurring in the PI filter, Fig. 39 plots the maximum perturbation time
duration in terms of reference clock cycles for SEUs in proportional and integral paths.
The figure shows the experimental fault injection results for the SEU response as a
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function of the bit weight (from the least significant bit or LSB to the most-significant
bit or MSB) of the register. For both a 1st-order ADPLL and 2nd-order ADPLL,
SEUs in the MSBs of the register in the proportional path in the DLF can induce loss-
of-lock errors and those in the LSBs can only result in temporary-frequency errors.
However, for the 2nd-order ADPLL, SEUs in the MSBs of the register in the integral
path in the DLF can induce limit-cycle errors and loss-of-lock errors, while those
in the LSBs can only result in temporary-frequency errors. Even though SEUs in
the proportional path of DLF for 1st-order ADPLL results in longer perturbation
time compared with those for 1st-order ADPLL and less output perturbation time
compared with those for 2nd-order ADPLL.
As stated in Chapter II, high-order DLF can be constructed by cascading the PI
filter with FIR/IIR filters. The logic-level design topologies of four ADPLLs were
implemented on Altera DE2-115 FPGA. All of them shared the same fraction-based
linear PD, a 10-bit counter-based DCO, and a divide-by-8 FD. They are di↵erentiated
by the design implementations of the DLFs, as shown in Table 4.
Table 4: DLF designs in four synthesized ADPLL topologies.
FIR IIR PI
Design 1 y[k]=0.5(x[k]+x[k-1]) ↵ = 2 1,   = 2 4
Design 2 y[k]=0.25(x[k]+2x[k-1]+x[k-2]) ↵ = 2 1,   = 2 4
Design 3 y[k]=0.5(x[k]+y[k-1]) ↵ = 2 1,   = 2 4
The DLFs in design 1 and design 2 were constructed with PI filter and FIR filters
- one utilized a 2-tap FIR filter while the other utilized a 3-tap FIR filter. For SEUs
occurring in the FIR filter, Fig. 41 shows the worst-case SEU response of the two
ADPLL designs. Erroneous ADPLL output clock signals are observed to span only
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a few clock cycles, as shown within the shaded boxes of Fig. 40. Specifically, the
maximum number of clock cycles a↵ected is equal to the number of taps used in the
FIR filter, thus SEUs in FIR filter are always temporary frequency errors.
Figure 40: Worst-case ADPLL SEU response in terms of output frequency. The
output signal(above) and reference clock signal (below) are plotted over the same
period of time when SEUs occur in registers in FIR filters for two ADPLLs using a
2-tap and a 3-tap FIR filter respectively. Erroneous ADPLL output clock frequency
errors are is observed only over a few reference clock cycles as shown in the colored
boxes.
DLF in design 3 was constructed with PI filter and IIR filters. Therefore, the
single pole in the IIR filter becomes the 3rd pole in the ADPLL system in addition
to the 2 poles in the PI filter. As shown in Fig. 41, maximum perturbation time is
plotted for SEUs occurring in every bit location in the register corresponding to the
three poles in the ADPLL. It is shown in the figure that SEUs in the most significant
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bits in the pole registers can lead to limit cycle errors. SEUs in higher order pole
result in longer perturbation time at ADPLL output. Comparing Fig. 41 with Fig. 39,
3rd-order ADPLLs are more vulnerable towards SEUs compared with 2nd-order or
1st-order design topologies.
Figure 41: Maximum output perturbation time is plotted for SEUs occurring in every
bit location in the register corresponding to the three poles in the ADPLL.
SEUs in IIR filters results in more severe error signatures comparing to SEUs in
FIR filters. However, it sometimes takes more than a 10-order FIR filter to achieve
similar filtering capability as a single-pole IIR filter.
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DCOs
In this subsection, four ADPLLs consisting of 1st-order and 2nd-order ADPLLs
with 7-bit or 10-bit DCOs are analyzed to discuss the impact of the di↵erent topolog-
ical choices of DCOs on the SEU performance of the overall ADPLL. The four designs
share the same frequency tuning range,fraction-based linear PDs and frequency
divider design with frequency division of 8. The experimental measurements of the
designs are provided in Table 5. The gain implementation of the designs are listed in
the table to illustrate the number of bits in the integral register in the DLF.
Table 5: Design measurements for 1st and 2nd-order fraction-based linear ADPLLs
with di↵erent DCOs at 128 Hz.
DCO 7-bit 10-bit
ADPLL (# of poles) 1 2 1 2
Period jitter <0.1% <0.1% <0.1% <0.1%
Frequency range 35.6Hz 10.5MHz
Tuning resolution 686ns/LSB 40ns/LSB
Loop filter gain ↵ 1/16 1/2 1/16 1/2
⇢ x 1/16 x 1/16
Gain implementation k 7 10
n 4 4
Lock-in speed 23 40 35 85
(# of ref. clk cycles)
The ADPLL output period is plotted over digital control word for all the analyzed
designs in Fig. 42. The ADPLL design with 10-bit DCO is noted by blue line and
the ADPLL design with 7-bit DCO red line since they have di↵erent tuning ranges.
Locking frequencies of the analyzed ADPLLs are marked with circles in the plot. The
di↵erence of the locking frequencies does not significantly a↵ect the analysis since the
locking frequency has minimal impact on the SEU performance PDs and DLFs, as
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Figure 42: ADPLL output period over digital control word for the analyzed design
topologies. Locking frequencies of the analyzed ADPLLs are marked with circles in
the plot.
they are synchronous to the reference clock. Despite the control word di↵erences,
SEUs at a specific bit locations (i.e. bit i) in the register still result in the same
control word deviation (i.e. 2i).
As stated, four linear ADPLLs with di↵erent DCOs (design measurements listed
in Table 5) are analyzed in this subsection. Fig. 43 demonstrate the comparisons
between SEU responses of the 1st and 2nd order linear ADPLL with 7-bit and 10-bit
DCOs for faults injected in each PD and DLF register bit.
SEUs in the linear PD are able to induce loss-of-lock errors in both 1st and 2nd
order linear ADPLLs. SEU-induced limit cycle errors were observed for the highest
bits of the register corresponding to the second pole in the 2nd-order ADPLL, as
shown in Fig. 43b. In addition, Fig. 43a shows that 1st-order ADPLL with 7-bit DCO
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(a)
(b) (c)
Figure 43: FPGA fault injection results on SEU sensitivity of di↵erent registers in
(a) 1st-order ADPLL with 7-bit and 10-bit DCO, (b) 2nd-order linear ADPLL with
7-bit DCO and (c) 2nd-order linear ADPLL with 10-bit DCO at the same output
frequency of 128 Hz.
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exhibits better single-event performance than the one with 10-bit DCO. As stated
previously, this is because the former design exhibits shorter maximum perturbation
time at bits with large bit weights and has fewer the overall sensitive bits both in PD
and DLF comparing with the latter design.
Similar comparison is observed by comparing Fig. 43b with Fig. 43c for 2nd-order
linear ADPLLs. This can be explained from Eqn. 4. When the ADPLL is in-lock, both
N and M equal to 8 and the result of Eqn. 4 is 0, i.e. the PD outputs no adjustment on
the current control word. When an SEU occurs in the PD, M in Eqn. 4 is perturbed,
while Dcenter and N are fixed. The ADPLL perturbation time is directly proportional
to the initial PD output perturbation, i.e.  Dcenter/M. Since both designs have the
same frequency tuning range, the ratio between their denominatorsDcenter is the same
as the ratio ( ) between the gain of the DCOs (KDCO). In the case discussed here,
the ratio ( ) between the 7-bit and 10-bit ADPLL is 8. The perturbation in M ( M)
is 2iKDCO, if the perturbed bit i is between bit 0 and 6, as shown in Fig. 43 (b-c),
 
Dcenter1
M1
=
Dcenter1
8 +  M1
=
Dcenter1
8 + 2iKDCO1
, (29)
 
Dcenter2
M2
=
 Dcenter1
8 + 2i KDCO1
=
Dcenter1
1 + 2iKDCO1
. (30)
Since M is significantly larger than 8 (or 1), the PD output perturbation for both
designs are close to each other as shown in Eqn. 29 and Eqn. 30, i.e. maximum
ADPLL output perturbation duration for both designs are similar.
In addition, the large bit weight of the perturbed bit, the larger resulted
perturbation in the PD output and the larger perturbation time for the ADPLL.
Hence, for the 10-bit ADPLL, from bit 0-6, the SEU-induced maximum perturbation
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time is similar to that of the 7-bit ADPLL, while for bit 7-10, the perturbation time
continues to increase.
SEU-induced limit cycle errors were observed for the register in the fraction-based
linear PD in the 2nd-order 10-bit ADPLL (bit 6 and 7) but not for the 2nd-order 7-
bit ADPLL, as shown in Fig. 43(b-c). Limit cycle errors occur because the SEU
perturbation in the fraction-based linear PD pushed the loop to converge in an
oscillating state. Large control word span, i.e. a large number of bits in the digital
control word, corresponds to large combinations for possible frequency states for limit
cycle errors. Theoretically, it is easier for SEU perturbation to cause limit-cycle errors
at bit locations with large bit weight than at those with small bit weight. Due to the
limiting number of testing cases in the experiment, limit-cycle errors resulted from
SEUs at bits with higher bit-weight than 27 were not observed.
FD
It is common practice to include a programmable FD in the feedback path of the
PLL to provide di↵erent selections of frequencies at the output of the PLL. In fact,
Loveless etal. and Hafer etal. recently showed data indicating in A/MS PLLs both the
location and gain of the FD in the PLL configuration strongly influence the predicted
error rate[142][143].
This section analyzes the SEU signatures of an integer-N frequency divider and
the impact of frequency divisor on the overall ADPLL SEU performance of the loop.
Several programmable PLL topologies are designed and synthesized on Altera DE2-
115 FPGA board for fault injection experiment to corroborate the discussed analyses.
Since the frequency divisor is usually contained inside the frequency-based PD,
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which allows the omitting of an actual FD in the feedback path in the ADPLL, thus
resulting in an architectural di↵erence when compared with ADPLLs with time-based
PDs. The impact of FD configuration on the ADPLL SEU performance is discussed
for these two architectures separately.
I. ADPLLs with frequency-based PDs
An ADPLL design incorporates a fraction-based PD, a 10-bit DCO and a DLF
with proportional gain (↵) of 2 1 and integral gain (⇢) of 2 4 is designed and
synthesized on Altera DE2-115 FPGA. The programmable frequency divisor (M)
of 8 and 16 is achieved inside of the fraction-based linear PD by changing the
expected number of oscillator clock cycles in Eqn. 3. SEU fault injection experiment
is performed when the ADPLL locking frequency equals to 104 kHz for both frequency
division modes. In other words, the reference clock frequency for frequency divisor
(M) of 16 is twice that of the frequency divisor of 8.
Plotted in Fig. 44 is the maximum output perturbation time over the SEU bit
locations in DLF and PD. As indicated in Fig. 44a, changing the frequency divisor M
does not have significant impact on the loop SEU performance when SEU occurs in the
1st-order pole of the DLF. However, with the increasing of frequency multiplication
factor M, even though the perturbation time corresponding to each bit location of the
SEU occurrences does not change drastically, it is more likely to observe limit-cycle
errors the loop, i.e. becomes loop becomes more easily to be perturbed, as shown in
Fig. 44b and Fig. 44c.
II. ADPLLs with time-based PDs
An ADPLL design incorporating a bang-bang PD, a 7-bit DCO and a DLF
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(a) 1st-order Pole in DLF (b) 2nd-order Pole in DLF
(c) PD
Figure 44: FPGA fault injection results in terms of maximum ADPLL output
perturbation time for SEUs in di↵erent registers in (a) 1st-order pole in the
proportional path of DLF, (b) 2nd-order pole in the integral path of DLF and (c) PD
when the ADPLL is programmed to achieve frequency multiplication factor (M) of 8
or 16 at the same output frequency of 104 kHz.
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with proportional gain (↵) of 2 1 and integral gain (⇢) of 2 4 was designed and
synthesized on Altera DE2-115 FPGA. The ADPLL contains a programmable FD
with multiplexed frequency divisor (M) of 4 and 8. SEU fault injection experiment is
performed when the ADPLL locking frequency equals to 128 kHz for both frequency
division modes. Similar to the fault injection experiment setup for ADPLLs with
frequency-based PDs, the reference clock frequency for frequency divisor of 8 is twice
that of the frequency divisor of 4 to keep the output clock signal frequency the same.
Plotted in Fig. 45 is the maximum output perturbation time over the SEU bit
locations in the 1st and 2nd-order pole in the DLF. Unlike ADPLLs with frequency-
based PDs, SEU-induced output perturbation time exhibit a significant increase
with the increase of frequency divisor for each bit location in the register. This is
because the loop recovery time is dependent on the gain of the PD and the frequency
divider for time-based PDs, while in ADPLLs with frequency-based PDs the frequency
multiplication factor M only serves as a reference, which only imposes second order
impact on the loop settling time.
In addition, only temporary-frequency errors were observed for SEUs in the FFs
in the FD. This is because that the SEUs in the FD can only result in the erroneous
operation of bang-bang PD for 1 reference clock cycle, which is within the jitter
requirement in its normal operation.
Design Considerations
SEU performances of ADPLLs with di↵erent configurations of PDs, DLFs and
DCOs are analyzed in this chapter. Di↵erent design choices can be made for di↵erence
space applications to trade o↵ electrical performance versus SER performance for
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Figure 45: Maximum output perturbation time over the SEU bit locations in the 1st
and 2nd-order pole in the DLF at output clock frequency of 128 kHz.
ADPLLs.
Bang-bang PDs are easy to implement in ADPLL design and SEUs in bang-bang
PDs only cause temporary-frequency errors. However, due to its inherent resolution
limitation, bang-bang ADPLLs often have very narrow frequency tracking ranges.
Comparing to bang-bang ADPLLs, ADPLL topologies with frequency-based PDs
(i.e. linear PDs) yield a lot better jitter performance over larger frequency tracking
ranges. Fraction-based PDs perform better than integer-based PDs due to its linearity
in frequency tracking. However, linear PDs generally are more complex to design.
SEUs in linear PDs can cause loss-of-lock errors. SEUs in a fraction-based linear PD
can even lead to limit-cycle errors because of the non-linearity resulted from using
divider.
ADPLLs using lower-order DLFs has faster acquisition time than ones using
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higher-order DLFs. 1st-order and 2nd-order DLFs are achieved by the proportional
path and integral path in DLFs and higher-order DLFs can be formed by cascading
IIR/FIR filters with PI filters. Despite of di↵erent types PDs and DCOs used in the
ADPLL, the ADPLL output perturbation time usually exhibits a dependence on the
bit weight of the perturbed bit. SEUs in the high-order poles (i.e. pole order larger
than 1) in the DLF can result in limit-cycle errors, while other bits with large bit
weight can result in loss-of-lock errors. The rest of the bits with small bit weights
can only result in temporary-frequency errors.
In general, high-order ADPLLs are only recommended for meeting stringent
reference and PD noise reduction requirements given the design complexity. However,
thorough design considerations needs to be made before implementing a high order
filter in an ADPLL for space applications, because the higher order filter, the more
registers (any registers but the one in the proportional path) could result in limit
cycle errors. In addition, comparing with ADPLLs with bang-bang or integer-based
linear PD, ADPLLs with fraction-based linear PD exhibit more non-linearity and less
obvious perturbation time dependence on bit-weight of the perturbed bits.
ADPLLs with a DCO with large DCO gain (KDCO), i.e. few number of
digital control bits, covering the same frequency range is preferred in terms of SEU
performances. The configuration of FD does not a↵ect the overall SEU perturbation
time of the loop significantly. However, it is observed that the loop tend to yield more
limit-cycle errors with larger frequency divisors.
If selective radiation-harden-by-design (RHBD) techniques were to be imple-
mented in a 2nd-order ADPLL due to tight area and power requirement, using RHBD
flip-flops in the most n significant bits of the integral register in the integral path with
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gain of 2( n) and in the register in the fraction-based PD can e↵ectively mitigate limit
cycle errors.
Conclusions
In this chapter, three types of single-event-induced errors in ADPLLs are defined
- temporary-frequency errors, loss-of-lock errors and limit-cycle errors. Perturbation
time metric is proposed to quantify the error signatures.
SETs are analyzed in DCROs and other digital blocks in ADPLLs. SET-induced
harmonic oscillation in standalone DCROs are observed in circuit simulation and
TPA laser experiment. Closed-loop SET simulations on the DCRO show that SE
harmonic oscillations may result in loss-of-lock errors in ADPLLs incorporating a
frequency-based linear PD. However, only temporary-frequency errors are observed
for bang-bang ADPLLs. Moreover, the upper boundary of probability for the SETs
in the other digital block to cause an output error is analyzed showing that SEUs
are at least 5-10 times more likely to cause an output error in ADPLLs in modern
technologies.
Since SEUs are the main concerns for the digital blocks of the ADPLLs, individual
contributions of PD, DLF and FD to ADPLL overall SE performance are analyzed
using fault-injection experiment. The most SEU-sensitive module is identified to be
the high-order poles in the DLF, which can cause limit-cycle errors at the ADPLL
output. SEUs in linear PDs can result in loss-of-lock errors while those in bang-
bang PD can only cause temporary-frequency errors. At the same output frequency,
changing the frequency divisor does not have significant impacts on linear ADPLLs.
However, bang-bang ADPLLs exhibit worse SE performance with increasing of
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feedback frequency divisor.
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CHAPTER V
OVERALL ADPLL SE CHARACTERIZATION AND ANALYSIS
ADPLL modular SEU and SET sensitivities were discussed in the previous
sections. SEU and SET simulations are performed in this section to compare the
contribution of each module to others to the overall SE performance of the ADPLL
on the same scale. In this chapter, SET simulations are performed in transistor
level in Cadence Spectre and SEU injections are performed in mixed Verilog/SPICE
simulations with Cadence AMS to achieve fast simulation time and fine simulation
accuracy. SEU/SET simulation setups for the ADPLL designs are detailed in section
V.1. Section V.2 presents the overall SE characterization results on the ADPLL
designs with three di↵erent PDs. Analysis and SE characterization for ADPLLs with
FSM-based PD is presented in section V.3. The final section concludes the chapter.
SEU and SET Simulation Setup
All the analyzed ADPLL designs in the chapter were designed and synthesized
using the IBMCS7RF standard cell library. As shown in Fig. 46, SEU-induced error
signatures were studied by performing an exhaustive fault injection campaign[135] by
conducting bit flipping at all the bits of the registers in simulation. Over 50 faults were
injected randomly over time during phase lock for each flip-flop used in the ADPLL
sub-circuits. During these simulation, the output of the ADPLL was monitored to
determine the worst-case SEU responses.
SET-induced error for the DCO in the ADPLL designs were studied by injecting
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Figure 46: Block diagram illustration of conducted SEU simulation on the ADPLL
implementations.
SEE current sources using ISDE bias dependent SEE model at all the internal nodes
of DCO over oscillating period when the ADPLL is locked at the desired frequency.
As shown in Fig. 47, the output of the ADPLL was monitored to determine the
SET-induced error signatures.
Figure 47: Block diagram illustration of conducted SET simulation on the ADPLL
implementations.
Frequency-based and Time-based ADPLLs
Three distinctive implementations of ADPLL were designed and synthesized using
the IBMCS7RF standard cell library - bang-bang ADPLL, TDC ADPLL, and linear
91
ADPLL. The former two are time-based ADPLLs, and the latter one is frequency-
based ADPLL. All the designs share the same type of DLF, DCO and FD. They are
di↵erentiated by the types of PDs.
All designs use the same type of 10-bit ring-based DCO. The digital tuning of the
DCRO is implemented through multiplexing of di↵erent ring lengths. The gain of the
DCO is 40ns/LSB. The frequency divider is a divide-by-8 module based on a digital
counter. The DLF of the the TDC ADPLL and linear ADPLL has a proportional path
gain of 2( 3) and a integral path gain of 2( 8), while that of the bang-bang ADPLL
has a proportional path gain of 2( 1) and a integral path gain of 2( 4). Additionally,
a global RESET signal is used to reset all the modules to the initial state, and an
ENABLE signal is used to allow for the DCO to be switched on or o↵.
A fraction-based frequency-linear PD is used in the linear ADPLL and a bang-
bang PD is used in the bang-bang ADPLL. In the TDC ADPLL, VHDL behavioral
model of the TDC and thermometer-to-binary decoder is used. The TDC is consisted
of 512 stages with 9-bit binary output (3 fraction bits). The resolution of the TDC
is 200 ns/LSB. SEUs are directly injected at the output 9-bit binary word register of
the TDC since all the internal SETs/SEUs must be able to show up at the output
register to cause perturbation in the loop. This allows the research to understand
how is TDC comparing to other modules in the loop in terms of SEU/SET-induced
maximum perturbation time at the output of the ADPLL without going through too
much designing and simulation e↵orts. And as a result, SET vulnerability of the
TDC module is not studied.
When single-event perturbation happens in di↵erent modules in the ADPLL
designs, it can induce di↵erent error signatures at the output of the ADPLL. From
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Figure 48: Modular illustration of single-event-induced error signatures for each main
subcircuit of the ADPLL designs.
the SE characterization simulations, a colored-mapping of single-event-induced error
signatures to subcircuits of ADPLL designs is presented in Fig. 48. As shown in
the figure, single-event perturbations in RST global register can induce loss-of-lock
errors, while those in FD and ENABLE for the DCO can only result in temporary
frequency errors. Meanwhile, SE perturbations in all PD, DLF and DCO modules
can lead to temporary frequency errors and loss-of-lock errors but only those in DLF
can cause limit-cycle errors.
The overall SE characterization results through SEU/SET simulations are pre-
sented in Fig. 49 for the three ADPLL designs. As shown in Fig. 49, the SE
performance of all three 2nd-order ADPLLs is dominated by SEUs in corresponding
to the 2nd-order pole in the PI filter of the DLF, as limit-cycle errors are observed
only in this register. SE perturbation in the 1st-order pole of the DLF, RST and DCO
can result in both temporary frequency errors and loss-of-lock errors, while the other
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(a) (b)
(c)
Figure 49: SE-induced maximum perturbation time at the output of ADPLL in terms
of reference clock cycles for each module (a) linear 2nd-order ADPLL, (b) bang-bang
2nd-order ADPLL and (c) TDC 2nd-order ADPLL.
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modules (ENABLE and FD) can only result in temporary frequency errors. As the
ADPLL must undergo complete re-acquisition following faults in the RST register,
the output perturbation time is equal to the start-up time of the ADPLL, therefore
causing a loss-of-lock error. However, when faults are injected in FFs contained in
FD or bang-bang PD sub-circuits, this abrupt change must propagate through the
DLF before having an impact on the output frequency. The integrating nature of
DLF removes e↵ects of all such SEUs over the control word within a few clock cycles,
resulting in temporary-frequency errors lasting only a few clock cycles. Similarly, an
SEU in the ENABLE circuit results in the ADPLL output stuck at logic “1” or “0”
for 1 clock cycle, during which the DCO does not accept any changes in the control
signals. During the next clock cycle, the ENABLE signal is restored to its original
value while the information stored in the all other internal registers of ADPLL remains
unchanged, resulting in restoration of proper operation of ADPLL.
Bang-bang PD has better performance than linear PD and TDC, as SEUs in the
bang-bang PD can only result in temporary frequency errors while those in the latter
implementations can induce loss-of-lock errors. In total, time-based ADPLLs yield
worse SE performance, i.e. longer perturbation time, comparing to frequency-based
ADPLLs, since phase tracking usually dominates the tracking time. The analyzed
bang-bang performs slightly better in system settling time due to its larger bandwidth,
which is determined by the ratio of the proportional and integral path gain in the
loop filter, comparing to TDC ADPLL.
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FSM-based ADPLLs
As stated in Chapter II, it is common practice in ADPLLs to use frequency-based
PD for frequency error correction and then switch to time-based PD (such as bang-
bang PD or TDC) for phase alignment. Because this allows the ADPLL to achieve
true phase-lock state comparing with the loops using just frequency-based PDs, and
also result in optimum loop settling time comparing with those using just time-based
PDs. A block diagram for such ADPLL design is shown in Fig. 50.
Figure 50: Block diagram illustration of an ADPLL incorporating an FSM switching
between frequency detection mode and phase detection mode.
As shown in the figure, an FSM is in charge of switching between the frequency
detection mode and the phase detection mode. When the frequency-based PD
continues to outputs a digital control word within a small range for over several
reference clock cycles, it indicates the loop is in frequency lock. The FSM thus
generate a flag signal to switch from frequency detection to phase detection with
slower word adjustment and narrower loop bandwidth (↵1 ⌧ ↵2 and ⇢1 ⌧ ⇢2).
Usually, the PLL undergoes the frequency tracking and then phase tracking at start
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up. And the phase tracking process will correct any phase shifts of the output clock
signal resulted from noise perturbations during the operation of the design. Therefore,
the FSM is usually designed in a manner that the loop goes through frequency tracking
once at startup and stays in phase tracking during operation.
An ADPLL with an FSM controller was designed for SE characterization. The
ADPLL uses fraction-based linear PD for frequency detection and a bang-bang PD
cascaded with TDC for phase detection. Other specifications for the design is listed
in the table below.
Table 6: FSM ADPLL design specifications.
Design Module Design Specifications
DCO 10-bit, 40ns/LSB
TDC 512 stages, 9 bits (3 fraction bits), 10ns/LSB
DLF1 ↵1 = 2 1, ⇢1 = 2 4
DLF2 ↵2 = 2 3, ⇢2 = 2 9
FD division of 8
Since the FSM controls the ADPLL to operate either in frequency-tracking or
phase-tracking mode, only one path in Fig. 50 is active at a specific time. In fact,
when the PLL is locked, the loop stays in the phase-tracking mode, which means
the ADPLL is not sensitive to SEUs or SETs in the frequency-tracking path. When
the FSM is designed such that the loop goes into the phase-tracking mode and stays
there, the ADPLL responds to SEUs/SETs in PD, DLF, DCO, and FD the same
way as a TDC ADPLL analyzed in Section V.2. However, if the FSM is designed
such that the loop can switch between phase and frequency tracking freely, when the
ADPLL goes out of lock due to SEU/SET perturbations, the loop would go through
frequency tracking and then phase tracking.
SETs and SEUs in the FSM controller perturb the flag signal for controlling the
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Figure 51: ADPLL responses to a SEU perturbation for the flag signal in the FSM
controller. The red curve indicates the ADPLL go through frequency tracking (light
pink block) and phase tracking (light green block) after SEU perturbation in the flag
signal. The blue data points are for the modified ADPLL indicating the ADPLL
stayed in lock the entire time in spite of the perturbation.
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tracking modes of the ADPLL. Fig. 51 indicates the ADPLL response to an SEU
perturbation for the flag signal. For a “soft” design, upon the occurrence of an SEU
in the flag signal at around 10 ms, the ADPLL goes through frequency tracking (light
pink block) and phase tracking (light green block). This is because the SEU in the
flag signal resulted in the ADPLL changing from phase tracking mode to frequency
mode, while, as shown in Fig. 50, the DLF corresponding to the frequency-based
PD is not tracking the current digital control word when the loop operates in the
phase tracking mode. By implementing a multiplexer in the feedback path of the
original DLF, as shown in Fig. 52, the DLF in the frequency-tracking path can be
updated with the current control word when the loop is in-lock in the phase-tracking
mode. As stated, since this is implemented in the frequency-tracking path, this is not
added sensitive area to SEUs/SETs during normal operation of ADPLL. The blue
data point in Fig. 50 is for the “hard” ADPLL with the added MUX, indicating the
ADPLL stayed in lock the entire time in spite of the perturbation.
Figure 52: Storing the current digital control word in the DLF in the frequency-
tracking path by implementing a multiplexer in the feedback path of the DLF.
As stated in chapter II, this type of FSM-based ADPLL can also be implemented
using TDCs [4], on which similar analysis can also be applied.
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Conclusions
Overall SE characterization using SEU/SET simulation was performed on three
180nm 2nd-order ADPLLs using bang-bang, TDC and fraction-based linear PDs. The
three designs exhibit very similar SE performance in terms of output perturbation
time. Their SE performance is dominated by the 2nd-order pole in the loops.
However, SEUs in the bang-bang PD can only result in temporary frequency errors
while those in the TDC or linear PD can induce loss-of-lock errors.
SE characterization is also applied to ADPLLs with FSM-based PDs. During
steady-state operation, the loop stays in phase tracking mode and it is not sensitive
to SEUs/SETs in the modules on the frequency-tracking path. Adding a multiplexer
in the DLF in the frequency-tracking path of the design allows the design to be
tolerant to SEUs in the FSM controller.
100
CHAPTER VI
TIME-DOMAIN MODEL FOR SEUS IN ADPLLS
As stated in previous chapters, ADPLLs have been proven to be vulnerable to
single-event e↵ects. As the operational reliability of all electronic systems is highly
dependent on the reliability of the clock signal [23], it is crucial to understand how
di↵erent design parameters a↵ect the SEU response of typical ADPLLs and thus
enable designers to design for SEU-tolerant ADPLLs.
Most of modeling work in the literature directly translates the phase-domain
linear model for analog PLLs to discrete-time equivalent z-domain for ADPLLs
[58][52], which do not apply well for non-linear ADPLLs like bang-bang ADPLLs.
In addition, Z-domain models do not easily yield information related to timing of
signals and their interactions. For single event (SE) environments, timing of SE
transients and their e↵ects on the circuit operation are best modeled in time-domain
for accuracy. Existing time-domain models [61][144] are often topology-specific and
described in algorithms that do not yield designers closed-form relationship between
system output and loop design parameters. This chapter presents a novel time-
domain modeling methodology for frequency-based and time-based ADPLLs, which
is independent of technology process. In the presence of SEUs, the model can also be
used to quantify the perturbation due to SEUs originating from di↵erent modules on
the system in locked state, in terms of phase errors. The model provides designers
with full characterization of ADPLL SEU responses during the design stage and
identifies the very sensitive sub-circuits in the system where hardening techniques
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should be applied with priority. The model results in a simplified expression of the
phase error at each reference cycle to provide means to estimate the settling speed
(i.e. relock time) of the loop, or whether the loop would regain lock or not (i.e. loop
stability) in response to an SEU. The correlation between SEU location, perturbed
loop parameters, and the resulting phase error is also discussed. Verification of the
model was conducted through FPGA-based fault injection experiment and TPA laser
tests on ADPLL using TDC circuit. The proposed time-domain methodology can
also be easily used within a statistical design flow incorporating complex radiation
e↵ects.
System Modeling for ADPLLs
A unified time-domain model is proposed for both frequency-based and time-based
ADPLLs that can be used for behavioral analyses, as in [145][61].
In a frequency-based ADPLL, the frequency tuning (Yfi) by the frequency-based
PD and DCO (with gain of kDCO) and FD (with frequency division of M) for reference
cycle i is given by
Yfi =
1
M
PDOUT (i 1)kDCO, (31)
in which PDOUT (i 1) is the output from the PD for at reference cycle i. Consequently,
at reference cycle i, the frequency tuning (Zfi) by a 1st-order ADPLL, in which the
DLF only has a proportional path with a gain of ↵, is given by
Zfi = ↵Yfi. (32)
And if the ADPLL is 2nd-order incorporating a DLF with proportional gain of ↵ and
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integral gain of ⇢ is given by
Zfi = ↵Yfi + ⇢
i 1X
j=1
Yfj. (33)
At the same time, the frequency error, i.e. the cycle-to-cycle phase error, between
consecutive reference cycles i-1 and i results from the frequency tuning (Zfi).
Therefore,
Efi = Ef(i 1)   Zfi. (34)
From Eqn. 33 and Eqn. 34, we have
Efi   Ef(i 1) =  (↵Yfi + ⇢
i 1X
j=1
Yfj). (35)
Based on the ADPLL design topology described in Chapter II, the loop requires one
reference cycle to react to the perturbation, which means one clock cycle latency
exists between the detection of the frequency error and the output for the frequency
tuning. The actual recursive function for the design becomes
Efi   Ef(i 1) =  (↵Yf(i 1) + ⇢
i 2X
j=1
Yfj), (36)
where Ef0 and Ef1 are initial frequency errors induced by SEU perturbations.
For a time-based ADPLL, since all the control modules operate on cycle phase
errors instead of frequency errors (i.e. cycle-to-cycle phase errors), the system function
Eqn. 36 becomes Eqn. 37,
Epi   Ep(i 1) =  (↵Yp(i 1) + ⇢
i 2X
j=1
Ypj), (37)
in which Ypi is phase-tuning by the time-based PD and DCO (with gain of kDCO)
and FD (with frequency division of M) for reference cycle i, and cycle phase error Epi
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is the integral of frequency error, Efi is the summation of all the cycle phase errors
from startup of the PLL, shown in equation Eqn. 38,
Epi =
iX
j=1
Efj. (38)
The typical responses of both a 2nd-order frequency-based ADPLL and a 2nd-
order time-based ADPLL in a locked state to an initial step phase/frequency error
with magnitude E0 at time 0 (which can be resulted from SEU or simply noise
perturbantion) are shown in Fig. 53. Plotted in Fig. 53a is the frequency error (Efi) at
the current reference cycle (i) and in Fig. 53b the phase error at the current reference
cycle (i), i.e. Epi.
Before time 0, the ADPLL is in-lock, i.e. E f0 = 0, and Ep0 is a small, finite
number bounded by the resolution of the PD for both frequency-based and time-
based ADPLLs. After the initial phase/frequency perturbation, the systems starts to
self-compensate for the phase/frequency error. Locked state of the system is achieved
when Efi or changes in Epi is within the defined jitter requirement (usually <5% of
the desired period). And system settling time is defined from the time of perturbation
to the time it regains lock. As expected, when the loop regains lock, the time-based
ADPLL exhibits Ef = 0 and Ep = 0, while the frequency-based ADPLL exhibits
Ef = 0 with a constant phase shift  Ep.
In fact, the two example responses plotted in Fig. 53a are for systems with the
same coe cients in the same recursive function. The only di↵erence is that phase
error Epi is the system function operator for time-based ADPLL instead of frequency
error Efi for frequency-based ADPLL. However, it is shown on the plot that the time-
based ADPLL settles significantly faster comparing with frequency-based ADPLL
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(a)
(b)
Figure 53: System response in terms of (a) frequency error and (b) phase error to step
phase/frequency error magnitude E0 over reference cycles for both frequency-based
and time-based ADPLLs. Settling time is defined from the time of the SEU to when
the system phase error settles back to within jitter requirement.
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corresponding to the same initial phase/frequency perturbation.
A. Frequency-based ADPLL
A frequency-based linear PD with a gain of kPD outputs kPDEfi corresponding
to an input frequency error of Efi. Since usually for frequency-based ADPLLs, the
frequency-division is embedded in the PD, there for the 1/M factor is omitted from
Eqn. 31. Therefore, Eqn. 31 for the frequency tuning (Yfi) by the PD,DCO and FD
for reference cycle i is given by
Yfi = kPDkDCOEf(i 1). (39)
Therefore, the system function Eqn. 36 becomes
Efi   Ef(i 1) =  (↵kPDkDCOEf(i 2) + ⇢
i 2X
j=1
kPDkDCOEfj). (40)
From Eqn. 31 and Eqn. 39, values of Efi can be found, in the form of
Efi =
1
A  B [A
i(AEf1   BEf0)  B
A
i
(Ef1   AEf0)]. (41)
where Ef0 and Ef1 system initial conditions and parameters A and B are dependent
on the loop parameters, i.e., ↵, ⇢, kPD and kDCO. And criteria for system stability
can be determined from A and B for a given Ef0 and Ef1.
A,B =
1
2
[(2  ↵kPDkDCO)±
q
↵kPDkDCO
2   4⇢kPDkDCO]. (42)
B. Time-based ADPLLs
One implementation of time-based ADPLLs utilized TDC as the PD, which
operates linearly with a gain of kPD corresponding to incoming phase error Ep (i.e.P
Ef ). The gain of the TDC in time domain is shown in Eqn. 43
kPD =
1
 TDC
, (43)
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in which  TDC is the TDC resolution. Therefore, for a TDC, the input and output
relationship becomes
Ypi =
1
M
PDOUT (i 1)kDCO =
1
M
kPDEp(i 1), (44)
Therefore, the recursive function Eqn. 37 for the system becomes
Epi   Ep(i 1) =  (↵kPDkDCOEp(i 2) + ⇢
i 2X
j=1
kPDkDCOEpj). (45)
It is worth noting that Eqn. 40 and Eqn. 45 are essentially the same functions.
The di↵erence between them is that Eqn. 40 operates on frequency error (Efi) and
Eqn. 45 on phase error (Epi).
The other implementation of time-based ADPLLs utilized bang-bang PD. As
stated, a bang-bang PD always outputs a single bit for any given input phase error.
PDOUT =
8>>><>>>:
kPD
i 1P
j=1
Efj = Ep(i 1) > 0
 kPD
i 1P
j=1
Efj = Ep(i 1) < 0
(46)
Combining Eqn. 46 with Eqn. 31, Eqn. 31 becomes
Ypi =
8><>: kDCOkPD Ep(i 1) > 0 kDCOkPD Ep(i 1) < 0 (47)
Based on Eqn. 47 and Eqn. 37 , the system model can be constructed for bang-bang
ADPLLs.
Modeling for SEUs in Di↵erent Sub-modules of ADPLLs
While loop response has been shown to dominate the error response of the system
in continuous time/analog PLLs [107], this work uses a similar approach for creating
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a model to describe the SEU-related error response by combining the time-domain
equations with SEU-induced system initial condition and loop parameter shifts. An
SEU in the nth least significant bit in the register can induce digital word perturbation
at the output of the register of ±  = ±2n (n=0,1,2...) depending on if it is a 1-0 or
a 0-1bit flip. Based on the SEU error analysis in previous chapters and the proposed
time-domain system response model, SEU perturbations in di↵erent sub-modules of
both frequency-based and time-based ADPLLs are analyzed as follows.
A. SEUs originating at di↵erent modules of the ADPLL system are all modeled
by the SEU-induced initial phase/frequency error E0 at the input of the PD.
B. SEUs in the PD module are modeled di↵erently for frequency-based and time-
based ADPLLs
(1) SEUs in frequency-based PD can only induce erroneous ±Dcenter  kPD for 1 cycle
at PD output. Therefore, after propagating through the loop, Ef0 for SEUs in PD is
Ef0 = ±Dcenter
 
↵kPDkDCOEf(i 1), (48)
(2) SEUs in time-based PD can only induce erroneous ± kPD for 1 cycle at PD
output. Bang-bang PD is a special case of time-based PDs, where   = 1. However, the
loop operates on phase rather than frequency. Therefore, after propagating through
the loop, initial phase error input Ep0 for PD is
Ep0 = ± ↵kPDkDCOEp(i 1), (49)
C. SEUs in any modules but PD can modeled in the same fashion for both
frequency-based and time-based ADPLLs
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(1) SEUs in FD can cause duty cycle errors on the output clock signal from the
FD (fFB in Fig. 2a). Since the output of FD directly serves as the input to PD,
therefore,E0 for SEUs in FD is
E0 = ±1
 
TREF
2
. (50)
Figure 54: Block diagram of a 2nd-order digital loop filter with proportional path
gain of ↵ and integral path gain of ⇢.
(2) SEUs in DLF can result in di↵erent ADPLL responses based on the location.
A word perturbation 2n in all the registers in the DLF (represented as z 1 in Fig. 54)
can induce a   = 2n frequency perturbation. Therefore, the SEU-induced initial
phase/frequency error for SEUs in DLF becomes
E0 = ± kDCO. (51)
(3) In addition to introducing a word perturbation   = 2n, SEUS in the DLF
integrator register with gain of ⇢ (shown in the left of Fig. 54) can also a↵ect the
proceeding frequency tuning steps due to the integrating e↵ect. This results in Eqn. 40
becomes Eqn. 52 and Eqn. 45 becomes Eqn. 53 for frequency-based and time-based
ADPLLs.
Efi   Ef(i 1) =  (↵kPDkDCOEf(i 2) + ⇢
i 2X
j=1
kPDkDCOEfj) +  kDCO. (52)
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Epi   Ep(i 1) =  (↵kPDkDCOEp(i 2) + ⇢
i 2X
j=1
kPDkDCOEpj) +  kDCO2 . (53)
(4) SEUs in DCOs are not modeled, since DCOs are conventionally implemented
with logic-only circuits such as LC-tank oscillators and ring oscillators. Even though
SETs in DCOs may potentially induce phase or frequency errors, fault injection on
FPGA tiles are not representative of the SETs in typical integrated circuit designs,
they are not considered here and SEU response of ADPLLs is the focus of this work.
For convenience, the above system of equations that represent the proposed model
can be easily implemented in MATLAB to provide the system response for a given
SEU perturbation location. Overflow in the design, i.e. wrap around issues due to not
enough bits in the accumulator, can also be modeled in the program using conditional
statements to facilitate modeling accuracy.
Model Verification
In this section, hardware-based experimental results are gathered for both
frequency-based and time-based ADPLLs to verify the proposed time-domain model.
FPGA fault injection experiments were performed on frequency-based ADPLL and a
bang-bang ADPLL, while TPA laser experiment was performed on a TDC ADPLL.
Since a 1st-order ADPLL is a special version of 2nd-order ADPLL (i.e. with no
register bits implemented for the integral path), though results on 2nd-order ADPLL
designs are presented, the proposed model and verification can also be applied to
1st-order ADPLLs.
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Frequency-based ADPLL
A frequency-based ADPLL design using fraction-based frequency PD was syn-
thesized using the IBMCS7RF standard cell library to instantiate flip-flop topologies
representative of each design module. The design was then synthesized on an Altera
DE2-115 FPGA and the fault-injection experimental setup was the same with that
in Chapter IV and V.
The control word that corresponds to the center frequency, Dcenter, is chosen
in replacement of D in Eqn. 4 for design simplicity of the synthesized fraction-
based frequency PD. In addition, the output of the frequency-based PD outputs
is normalized against the DCO tuning resolution, in which case kPDkDCO = 1. The
ADPLL uses DLF with proportional gain of 2 3 and integral gain of 2 8, implemented
with 18-bit register (bit 0-17) with 8 fraction bits. The FD incorporates a divide-by-8
counter structure. The ADPLL designs utilize a 10-bit counter-based DCOs with a
frequency tuning range of 35.6Hz⇠10.5MHz. Fault injections were conducted at when
ADPLL was locked at DCO frequency of 128 Hz.
SEUs in DLF registers are used as examples to illustrate the modeled and
measured time responses of the synthesized design in Fig. 55. The system is modeled
as explained in Section III. The modeled and measured ADPLL response times, in
terms of output frequency error with respect to the number of reference cycles, for
SEUs originating in the DLF output register bit 6 and 8 are plotted in Fig. 55a. The
initial frequency error for bit 6 is estimated to be 100 µs according to Eqn. 36, which
agrees well with the measured data. The overall time response of the ADPLL system
shows good agreement between the modeled results and measured data. Similar trend
was observed for SEU at bit 8.
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(a) SEUs in DLF output register (b) SEUs in DLF integral register
Figure 55: Measured time response of frequency-based ADPLL in terms of frequency
error over reference cycles towards SEUs in (a) bit 8 and bit 6 in DLF output register
and (b) bit 17 and bit 15 in DLF integral register.
Shown in Fig. 55b is the output frequency error for SEUs in DLF integrator register
bit 15 and 17. The model successfully predicts that for current design topology,
SEU in bit 17 can result in limit cycle errors, which requires system reset [115],
while SEU in bit 15 only results in loss-of-lock errors. In fact, this is illustrated in
Fig. 56 as well. For SEUs in both PD and DLF, Fig. 56 compares modeled values
with measurements for the perturbation time in number of reference cycles over the
SEU bit location. Overall, calculated values from the proposed model show good
agreement with measured values. The model successfully predicts that SEUs in the
most significant two bits in the DLF integral register can induce limit-cycle errors for
current design topology. Also, limit-cycle errors resulting from SEUs in bit 16 dies
out after hundreds of reference cycles, while limit-cycle errors continue until system
reset for SEUs originating in bit 17, which agrees perfectly with the measured data
as indicated in the shaded region in Fig. 56. Through modeling, it is found that
an overflow of adders is the main cause of limit-cycle errors. Without this issue,
the ADPLL will eventually re-lock onto the desired frequency after a long period of
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time. During the fault injection experiment, only temporary-frequency errors were
observed for SEUs in the FD module of the ADPLL, for which the modeled and
measured perturbation time both show less than 3 reference cycles.
Figure 56: Modeled and measured perturbation time in number of reference cycles
over the SEU bit location in di↵erent registers in DLF and PD for the synthesized
linear ADPLL design. Limit-cycle errors are indicated in the shaded region, where
the everlasting limit-cycle errors are indicated with arrows pointing to infinity.
TDC ADPLL
Two photon absorption (TPA) laser experiments [146] were conducted at Vander-
bilt University on an ADPLL design from Boeing Company fabricated on IBM 32nm
SOI technology. The laser spot size (diameter of the laser where the incident energy is
1/e of the peak value) is estimated to be approximately 1.2 µm at a signal wavelength
of 1260 nm; available pulse energies at this wavelength can exceed µJ levels [126].
The functional block diagram of the ADPLL design is shown in Fig. 57. As
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Figure 57: Functionality block diagram of the 32nm SOI ADPLL under test.
indicated in the diagram, the reference clock (refclk) goes through a reference
clock pre-divider (rdiv) before it enters the ADPLL loop. The 2nd-order ADPLL
incorporates a DLF with proportional path gain of 2( ↵)and integral path gain of
2( ⇢). In the feedback path, an integer divider and a delta-sigma modulator are
incorporated to allow for both integer and fractional mode operation of the ADPLL.
DIGOUT output is monitored, which is the ADPLL output divided through the
combination of output divider (i.e. divide-by-4) and test output divider (i.e. divide-
by-4). Therefore, the operation of the ADPLL under test is summarized as Eqn. 54
below
fDIGOUT =
1
16
fREFCLK
rdiv
(NINT +
NFRAC
NMOD
). (54)
During testing, the core supply voltage of the design was 0.92 V and the IO voltage
was 1.73 V. Since the ADPLL is optimized for reference frequencies from 60 MHz
to 200 MHz and the LC-tank DCO operates from 8 GHz to 12 GHz, a 120 MHz
reference signal (fREF ) was generated from an Agilent AFG3252 function generator
for the ADPLL. TPA laser testing was performed on the design at parameters listed
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in Table 7. The expected frequency at the output was 600 MHz, according to Eqn.
54. All experiments were performed at room temperature when the PLL was locked
at the desired frequency.
Table 7: Operating mode of Boeing’s ADPLL design under laser test.
Parameters ↵ ⇢ NINT NMOD rdiv NFRAC
Values 4 12 80 1 120 1
fREFCLK (MHz) 120
fDIGOUT (MHz) 600.06
fADPLL (MHz) 9601
Raster scanning was performed on the feedback frequency divider module (as
shown in Fig. 57) with step size of 1 µm in both x and y direction. During the
scanning, for each incidence locations, 300 fast frames of the monitored DIGOUT
output were acquired for di↵erent incidence laser energies. Worst ADPLL response
to laser-induced SEUs at laser incident energy in the range of 2.6 nJ2 to 28.6 nJ2
is calculated based on the output perturbation time for each laser incidence at each
scanned location.
The maximum observed perturbation time for SEUs in FD of the ADPLL under
test is 10.2 ns, which matches the modeled perturbation time results of around 8.3
ns with calibrated TDC resolution of 10 ps/LSB and DCO gain of 2 Hz/LSB.
Bang-bang ADPLL Model Verification
Similar to the linear ADPLL, a bang-bang ADPLL design was first synthesized
using the IBMCS7RF standard cell library and then synthesized onto an Altera DE2-
115 FPGA. Similar at-speed fault injection test campaign was performed on each
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(a) SEUs in DLF output register (b) SEUs in DLF integral register
Figure 58: Measured time response of bang-bang ADPLL in terms of phase error over
reference cycles towards SEUs in (a) bit 6 and bit 7 in DLF output register and (b)
bit 8 and bit 9 in DLF integral register.
flip-flop used in the ADPLL sub-circuits. And ADPLL output was monitored to
compare with the modeled ADPLL SEU responses.
This bang-bang ADPLL uses DLF with proportional gain of 2 1 and integral gain
of 2 4, implemented with 11-bit register (bit 0-10) with 4 fraction bits. The frequency
tuning range of the ADPLL design is 569.6 Hz ⇠10.5 MHz, which is realized through
a 7-bit counter-based DCOs. Fault injections were conducted at 1.25 MHz DCO
frequency.
As Fig. 55, the modeled and measured ADPLL response times to SEUs in DLF
registers for SEUs originating in the DLF output register bit 6 and 7 are plotted in
Fig. 58a. For SEU at bit 6 and 7, the estimated initial frequency error according to
Eqn. 42 and the overall time response agrees well with the measured data.
Shown in Fig. 58b is the output phase error for SEUs in DLF integrator register
bit 7 and 9. In fact, SEUs in either bit 9 or bit 7 can result in limit cycle errors and
they both die away with time. The model successfully predicts that for this bang-
bang ADPLL. And the measured and modeled overall perturbation time for both
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cases show good agreement.
Figure 59: Modeled and measured perturbation time in number of reference cycles
over the SEU bit location in di↵erent registers in DLF and PD for the synthesized
bang-bang ADPLL design. Limit-cycle errors are indicated in the shaded region,
where the everlasting limit-cycle errors are indicated with arrows pointing to infinity.
For SEUs in both PD and DLF, Fig. 59 compares modeled values with mea-
surements for the perturbation time in number of reference cycles over the SEU bit
location. Overall, calculated values from the proposed model show good agreement
with the measurement. The model successfully predicts that SEUs in the most
significant two bits in the DLF integral register can induce limit-cycle errors for
current design topology. Also, limit-cycle errors resulting from SEUs in bit 9 dies
out after hundreds of reference cycles, while limit-cycle errors continue until system
reset for SEUs originating in bit 10, which agrees perfectly with the measured data
as indicated in the shaded region in Fig. 59. Again, for SEUs in the FD module of
the bang-bang ADPLL, the modeled and measured perturbation time both show less
than 2 reference cycles.
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Implications for RHBD and Limitations of the Model
The proposed time-domain model has many implications for RHBD techniques.
Firstly, based on the requirement for converging to 0 in Eqn. 42,
|A|  1,
    BA
      1. (55)
Therefore, Eqn. (23),
↵2kPDkDCO   4⇢. (56)
is the requirement on the loop parameters for the ADPLL to converge. The closer
A is to 0, the faster the loop converges, i.e. the faster the loop locks on to the desired
frequency after SEU perturbation.
As stated in previous chapters, an embedded tradeo↵ exists between the locking
time and filtering capability of the DLF. The loop regains lock a lot faster if fewer
register bits are implemented for filtering purposes. However, fewer register bits
in the filter limits the frequency tuning resolution and the damping of the ADPLL
system. The proposed time-domain model clearly identifies the sensitive bits in main
registers used in an ADPLL. This provides the designers a time-e cient method to
understand the single-event behavior of the ADPLL during the design process without
carrying out tedious SEU/SET simulations. Using the model in a statistical design
flow in combination with a modeled radiation environment can enable designer to
understand the system output error distribution in a complex radiation environment.
In addition, this model provides output perturbation time information associated
with each register bit. Depending on the circuit application requirement and usages,
hardened flip-flops (FFs) can be used for selected sensitive bits in the registers, for
optimized performance. For instance, when output frequency divider with large
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frequency divisor (M) is implemented within the ADPLL, loss-of-lock errors over
short period of duration (i.e. less than M output clock cycles) can show up as duty-
cycle errors in the actual output clock signals. Hence, any register bits that cause
loss-of-lock errors with perturbation duration of less than M output clock cycles do
not have high priority when implementing hardening solutions.
In this section results are mainly presented for 2nd-order integer-N ADPLLs.
However, by setting the proper SEU- induced initial phase errors and taking
into consideration of di↵erent orders of integrating e↵ect in the system model,
the modeling methodology applies for higher-order ADPLLs with cascaded infinite
impulse response (IIR) filters in the DLF and also fraction-N ADPLLs with sigma-
delta modulators in the FDs. Note that noise from the reference signal and DCO
may cause slight errors in the calculations. However, the model provides a simplified
design-appropriate analysis with manageable degradation in accuracy. Additionally,
these slight errors have minimal impact on the model qualitatively predicting SEU
vulnerabilities of di↵erent modules in the ADPLL. In addition, the proposed modeling
methodology inclusively applies for common types of ADPLLs, while potentially using
phase-domain model for SEU predictions is not a good fit for bang-bang ADPLLs
due to their non-linearity in the phase domain. Comparing with using existing time-
domain models for SEU prediction, the proposed model provides a simplified design-
appropriate analysis with manageable degradation in accuracy.
Conclusions
A generic time-domain modeling methodology was proposed in this work to
quantify the SEU-induced phase error of ADPLLs in the locked state. The proposed
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model ties the SEU response of ADPLLs to the SEU-induced initial phase error
and loop parameters, and was verified for accurate predictions of system stability
and settling speed by FPGA fault injection experiment and TPA laser experiment.
The model provides designers with recommendations for key loop parameters for
improved reliability for general purpose ADPLL systems. The model also identifies
the most sensitive flip-flops in the system for selective hardening to achieve optimized
performance.
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CHAPTER VII
RHBD DESIGN CONSIDERATIONS FOR ADPLLS
The previous chapters demonstrated the single-event-induced error signature in
ADPLLs - temporary-frequency errors, loss-of-lock errors and limit-cycle errors -
through circuit simulation and hardware results. In order to develop a radiation
hardened by design (RHBD) ADPLL, these errors must be mitigated or reduced.
Since some of them are more severe than others, the hardening e↵ort will be
primarily directed toward the worst-case SEE response, i.e. the loss-of-lock errors
and limit-cycle errors. In this chapter, ready-to-implement design techniques are
extracted from the model and previous characterization results ,and provided for
RHBD ADPLL designers. Since the DCO of an ADPLL is prone to SET-induced
errors, hardening approaches for DCROS are firstly presented in Section VII.1. SEU
hardening guidelines for PD, DLF and FD are detailed in Section VIII.2. Section
VIII.3 provides designers designing an ADPLL from a CPPLL background with in
sight information on the similarities and di↵erences between the single-event modeling
and hardening considerations for ADPLLs and CPPLLs.
Hardening Approach Against Harmonic Errors in DCROs
As previously stated, harmonic oscillation in DCROs can induce loss-of-lock errors
in ADPLLs. As DCROs are prone to harmonic errors in the SET pulse width
window [129], by eliminating the pulse width window could e↵ectively eliminate
the occurrences of harmonic errors. In fact, after closely examining the harmonic
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oscillation model, it is found that a 3-stage DCRO inherently satisfy the criterion to
eliminate the harmonic window.
Two common methods have been reported in the literature to implement a 3-
stage DCRO. One implementation is based on digitally controlling of current starving
inverters [147]. The other is based on tri-state inverter banks, as shown in the
schematic in Fig. 60[148][149][150]. In the uniformly-sized inverter array, each row
contains 3 stages of tri-state inverters. All of the three inverters are controlled by
the same bit from the digital control word. The number of rows implemented in the
inverter array equals to the number of bits in the digital control word for the DCO.
Essentially, since all the tri-state inverters are connected, only three voltage nodes
are in this circuits. Therefore, it is a 3-stage DCRO.
In fact, a 6-bit DCRO using the above-mentioned topology based on tri-state
inverter array was implemented in UMC40nm technology. The relationship between
the output frequency and the control code is shown in Fig. 61. This 3-stage DCRO
was simulated for all the possible combination of digital control code. The DCO
exhibit excellent frequency tuning linearity over its frequency range of 3.6 GHz to
4.9 GHz. A wider frequency range and even better frequency tuning linearity can be
achieved by manually tuning the sizes of the inverters in the inverter array.
Due to the symmetry of circuit design, calibrated ISDE bias dependent SEE
current model [92] is used for injecting SET pulses at 1 of the 3 internal nodes of
the DCRO over clock period. No SE-induced harmonic oscillation was observed for
injected SET current pulses corresponding to 1-60 MeV-cm2/mg.
Therefore, 3-stage DCROs are suggested for RHBD ADPLL designs to avoid
harmonic-oscillation-induced loss-of-lock errors. If 3-stage DCROs are not able
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Figure 60: Schematic of harmonic-oscillation proof 3-stage DCRO [148].
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Figure 61: Relationship between output frequency and digital control code showing
linearity of the designed DCRO.
to provide the required frequency tuning resolution, DCROs with few stages are
suggested over ones with a large number of stages to minimize the occurrance of SE
harmonic oscillations.
SEU Tolerant Hardening Approaches
As stated in previous chapter, SEUs are more concerning in digital control blocks
such as PD, DLF, FD and global register modules. Therefore, SEU hardening tech-
niques needs to be applied. Based on the SEU characterization results and proposed
time-domain model, the SEU tolerant hardening approaches can be summarized as
following:
(1) ADPLLs with frequency-linear PD are recommended for applications requiring
mainly frequency locking rather than phase alignment between the PLL output
signal (such as LO for transceivers in RF applications) due to its operation linearity
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and design simplicity comparing with TDCs. However, RHBD FFs need to be
implemented for the MSBs for the registers in frequency-linear PDs. Fraction-based
frequency-linear PD achieves better operation linearity and wider locking range with
more design complexity comparing with integer-based frequency-linear PD. And the
former design implementation potentially requires RHBD FFs in more bits than
integer-based PDs due to the usage of divider.
(2) ADPLLs with FSM-based PDs are recommended over pure time-based PDs for
applications requiring phase alignment (such as clock data recovery systems). Even
though ADPLLs with FSM-based PDs switch between frequency-tracking and phase-
tracking mode and have higher design complexity comparing to ADPLLs with time-
based PDs, it achieves optimum system settling time with minimum added sensitive
area to SEEs since only the phase-tracking path of the the ADPLL is active during
normal operation. Bang-bang PDs can be used in the phase-tracking mode of this
ADPLL implementation due to its low design complexity and low SEU vulnerability.
If a TDC is used as the time-based phase detector, most of the register bits in the
PD needs to be replaced with SEU-tolerant FFs to guarantee the output robustness.
Also a multiplexer needs to be implemented in the 1st-pole integrator of the DLF
in the frequency-tracking path to allow for loop tolerance against SEUs/SETs in the
FSM controller.
(3) Even though changing the frequency divisor for a frequency-based ADPLL does
not a↵ect the loop SE vulnerability, the SE vulnerability of a bang-bang ADPLL
increases with increasing of the frequency divisor. In other words, small feedback
frequency divisor and large reference clock frequency is recommended for bang-bang
ADPLLs for SE tolerance considerations.
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(4) For an ADPLL that works over certain frequency range, the fewer number
of bits there are in the control word, i.e. the larger the gain of the DCO (KDCO),
the fewer number of bits that could result in loss of lock errors at ADPLL output.
However, KDCO may not be entirely adjustable for a given application with particular
output phase noise requirements.
(5) Single-event tolerance of the 1-bit RESET signal should be achieved by
deploying a rad-hard flip-flop to avoid SEU-induced loss-of-lock errors.
(6) For a 1st-order or 2nd-order ADPLL, the DLF module usually consists of a
PI filter.
(i) The larger the integral path gain in the PI filter, the fewer bits in the PI
filter needs to be hardened against SEUs. However, the PI filter has less filtering
capability for incoming perturbation from PD and FD. On the other hand, if more
bits are implemented in the integral path of the PI filter, the PI filter can filter out
larger word perturbation from FD and PD comparing to when less bits are used.
And in this case, RHBD FFs are needed for most significant bits in the register
corresponding to the integral path.
(ii)The proportional path gain of the PI filter is determined by the system
damping and the integral path gain. MSBs in the register corresponding to the
proportional path of the PI filter also needs to be replaced with RHBD FFs to mitigate
loss-of-lock errors.
(7) To construct high-order ADPLLs (i.e. ADPLL order higher than 2), DLF
of an ADPLL usually consists of a PI filter and a cascaded FIR/IIR filter. The
number of tap registers in the FIR/IIR filter should be optimized with respect to
noise performance.
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By selectively implementing TMR or the proposed hardening strategies to the
sensitive modules, a significant improvement in SE susceptibility can be produced
without introducing much area and power penalty. In fact, assuming RHBD FF cells
are twice in area compared with standard DFFs, the hardening area penalty for the
ADPLLs on 180nm, 65nm and 32nm (mentioned in chapter VI) is 30%, 10% and 70%,
if the RHBD FF cell is implemented for all the FFs in the designs. By selectively
hardening the only FFs which can result in loss-of-lock errors, the area penalty can
be reduced by half for each technology node.
Though implementing the hardening techniques can result in certain electrical
performance and design tradeo↵s such as phase noise and jitter must be considered.
As stated previously, since the transfer function of DLF and DCO plays a significant
role in the output phase noise of ADPLL, proper attention must be paid to overall
performance before applying design guidelines (4) and (7).
Comparisons Between A/MS PLLs and ADPLLs
Despite the apparent digital nature and emerging popularity of ADPLLs, a
great majority of PLL applications are based on A/MS PLLs, namely charge-pump
PLL structures. To provide conventional A/MS PLL designers with some in sight
information on how ADPLLs compare with CPPLLs in radiation performance and the
hardening tradeo↵s, SE characterization and modeling of the ADPLL were performed
to make an apple-to-apple comparison with existing work on SE characterization
of CPPLLs and analytical SET propagation model of CPPLLs proposed in [107].
Thorough comparisons in terms of single-event modeling and hardening tradeo↵s
between A/MS PLLs and ADPLLs are detailed in this section.
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Since a CPPLL uses analog voltage for continuous frequency tuning, the output
perturbation time, i.e. output phase displacement, is directly related to the
originating SET duration and voltage perturbation resulting from a single ionization
radiation [151].
In fact, in [151], the equations for the ideal loop recovery time (tPD and tCP )
following transients in PD and CP of a CPPLL are as following:
tPD = tSET , (57)
tCP = tSET +
QSET
ICP
, (58)
where tSET represents the length of the initial transient pulse, QSET is the amount
of charge in/out of the CP sub-circuit as a result of the perturbation and ICP is the
nominal CP current.
However, in all of the digital control blocks of ADPLLs, namely the PD, DLF
and FD, the SETs need to translate to a digital word perturbation to manifest as
an output frequency error. Therefore, unlike SETs in CPPLLs, SEU/SETs in PD or
DLF in ADPLLs cause a digital word shift only proportional to the significance of
the the perturbed bit, which is independent from the length of the initial transient
pulse or the other design parameters of the loop. In other words, the actual pulse
width, or collected charge of the SET, does not have a direct relationship with the
resulted output perturbation time at the ADPLL output.
A simplified equation from [151] for the voltage perturbation Ve from SETs is
shown in Eqn. 59,
Ve =
2⇡kPDtrec
C
, (59)
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in which trec is the loop recovery time, kPD is the gain of the phase detector and C
is the major capacitor in the loop filter for the CPPLL.
The concept of Eqn. 59 applies well in the scenario of ADPLLs: voltage
perturbation Ve is equivalent to the digital control word perturbation resulted from
SEUs or SETs in the loop. Therefore, if more bits are implemented for the integrating
register, i.e. equivalent to smaller capacitor C in A/MS PLL, the longer it takes for the
loop to correct that digital word perturbation, thus resulting in longer loop recovery
time trec. And also, if smaller steps from the phase detector (KPD) is taken every
time for frequency/phase tuning, again, the longer time it takes for the loop to correct
the digital word perturbation.
However, while a SET in the loop filter of a CPPLL become diminished because of
the filtering of passive resistance and capacitors, an SEU/SET-induced digital word
perturbation in the DLF of an ADPLL can not only cause a digital control word
change at the input of the DCO, it also changes the proportional gain or the integral
gain of the DLF. As stated in Chapter II, the relationship between the proportional
path gain (↵) and integral path gain (⇢) can be related back to the R and C of an
analog loop filter using bilinear transform [48]. Therefore, the equivalent R and C
in the loop filter is changed. And similar rules apply for SEUs or SETs in the PD,
which changes the gain of the PD (kPD) as well.
All of above are di cult to be incorporated in Eqn. 58. Therefore, SEU/SET-
induced perturbation is easier to be analyzed with the proposed model in this work.
Based on previous discussion, similarities and di↵erences coexist in RHBD con-
siderations for ADPLLs and CPPLLs. Comparisons between the RHBD techniques
and their tradeo↵s are presented in this subsection.
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(1) DCOs are inherently more immune to SET perturbations comparing with
VCOs with the sacrifice of poorer phase noise performance due to digital switching
noises.
(2) Using large capacitors in the loop filter for A/MS PLL is a method of making
the PLL more SE-tolerant, which trades area/power with radiation performance. In
ADPLLs, this is equivalent to using small gain in the integral path, i.e. using large
number of bits for the integral register. Even though this means that using larger
number of bits for the integral register can help filtering out more incoming word
perturbation from prior modules (i.e. PD and FD), the integral path itself is with
larger SEU susceptibility.
(3) As in (2), the SETs in CPPLLs can be filtered out using larger capacitors and
larger Icp in the loop. However, since the analog functions are implemented using
digital circuitries in ADPLLs, the SEUs can corrupt the functions of capacitances
and resistances by corrupting the bits in the registers.
(4) In RHBD CPPLLs, decreasing the gain of the VCO, KV CO, decreases the
bandwidth of the VCO and increases the SE tolerance of the PLL. However, in
ADPLLs, increasing the gain of the DCO, KDCO, decreases the usage of bits for
digital control word, thus decreasing the single-event vulnerability of the design.
(5) Most of the hardening techniques for ADPLLs regard the registers in the
digital control blocks, which can be easily implemented using RHBD FF cells instead
of regular DFFs without sacrificing a lot of design performance. However, the RHBD
techniques for CPPLL involves changing a lot of the loop parameters, which adds a
great deal of design complexity.
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Conclusions
This chapter summarizes some RHBD design guidelines from SE modeling of
ADPLLs and SE characterizations of di↵erent types of ADPLLs. Suggestions are
given to designers based on di↵erent requirement from di↵erent types of space
applications. SE modeling and RHBD hardening techniques are compared between
ADPLLs and CPPLLs to provide PLL designer with in depth understanding of RHBD
ADPLLs.
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CHAPTER VIII
CONCLUSIONS
In this dissertation, we have addressed single-event-induced reliability concerns for
all-digital phase-locked loops (ADPLLs) through circuit simulation, experimentation
and analysis.
Based on the modular single-event vulnerabilities, SET and SEU characterization
was performed on di↵erent types of ADPLLs. FPGA-based fault injection was
utilized to perform topological analysis and SEU characterization of ADPLLs. SET-
induced errors in ADPLLs were investigated through circuit analysis, simulation and
experimentation. The major single-event-induced error signatures in ADPLLs were
identified to be temporary-frequency errors, loss-of-lock errors, and limit-cycle errors.
The digital loop filter (DLF) was identified as the sub-circuit that is most sensitive to
single-event irradiation in any ADPLL topology. SEUs in the registers corresponds
to the lower-order poles can generate loss-of-lock errors at the ADPLL output and
those in the registers corresponds to the higher-order poles can lead to limit-cycle
errors. This is the first work that has reported limit-cycle errors for clock circuitries
and identifies the vulnerable sub-circuits for ADPLLs towards SEEs.
At the sub-circuit level, di↵erent design choices were evaluated for each design
module in the ADPLL and hardening approaches (if any) were proposed for the
subcircuits inside ADPLLs. Comparison of the contribution of each module to the
overall SE performance of closed-loop ADPLL was also evaluated for di↵erent types
of ADPLLs.
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In addition, a novel time-domain model was developed for the very first time for
SEU-induced errors in linear and non-linear ADPLLs that quantifies the perturbation
due to SEUs originating from di↵erent modules in the system while it is in locked
state. The model provides designers with full characterization of ADPLLs response
to SEUs during the design stage and identifies the most sensitive sub-circuits in
the system where hardening techniques should be applied with priority. The model
was verified through FPGA-based fault injection experiment and TPA laser tests on
ADPLLs using time-to-digital converter (TDC) circuits. The proposed time-domain
methodology can also be easily used within a design flow incorporating complex
radiation e↵ects.
Finaly, we develop a list of general RHBD design guidelines for di↵erent types
of ADPLL circuits. These are a set of design rules based on the topological designs
of ADPLLs that are independent of technology scaling. Various types of PLLs are
compared in electrical and single-event performances and suggested for applications
with di↵erent design specifications and rad-hardness level requirements. ADPLLs are
also compared with A/MS PLLs in various aspect to provide conventional A/MS PLL
designers with in sight information on designing an RHBD ADPLL.
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Appendix A
TECHNICAL ANACHRONISMS
ANACHRONISM DEFINITION
AMS Analog Mixed-Signal
CP Charge Pump
DCO Digitally-Controlled Oscillator
DLF Digitally Loop Filter
FIR Finite Impulse Response
FD Frequency Divider
FSM Finite State Machine
IIR Infinite Impulse Response
PD Phase Detector
PLL Phase-Locked Loop
RHBD Radiation Hardened By Design
SEE Single-Event E↵ect
SET Single-Event Transient
SEU Single-Event Upset
TDC Time-to-Digital Converter
TPA Two-Photon Absorption
VCO Voltage-Controlled Oscillator
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Appendix B
VHDL/VERILOG SOURCE CODE
Phase Detectors
Bang-bang Phase Detectors
module P_D
(
input wire clkf,clkr,
input wire rst,
output wire inc_out, dec_out);
wire reset;
reg inc, dec;
assign ti=1’b1;
assign inc_out = (rst) ? ti : inc;
assign dec_out = (rst) ? ti : dec;
assign reset= inc_out && dec_out ;
always @ (posedge clkr or posedge reset)
begin
if (reset)
inc<=1’b0;
else inc<=1’b1;
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end
always @ ( posedge clkf or posedge reset)
begin
if (reset)
dec<=1’b0;
else dec<=1’b1;
end
endmodule
Time-digital Converter (TDC)
1.Delay element used in the delay line of TDC
‘timescale 100ps / 10ps
module buffd4(
input wire I,
output wire Z
);
assign $\#$100 Z=I;
endmodule
2. TDC
library ieee;
use ieee.std_logic_1164.all;
entity tdc is
generic (
number_of_bits : integer := 64
150
);
port (
retimed_clk : in std_logic;
variable_clk : in std_logic;
tdc_out : out std_logic_vector (number_of_bits-1 downto 0);
reset : in std_logic
);
end entity;
architecture behavior of tdc is
component buffd4 is port (
I : in std_logic;
Z : out std_logic
);
end component;
signal buf_inst_out : std_logic_vector (number_of_bits downto 0);
begin
buf_inst_out(0) <= variable_clk;
tdc_loop : for i in 1 to (number_of_bits) generate
begin
buf_inst : buffd4 port map (
I => buf_inst_out(i-1),
Z => buf_inst_out(i)
);
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end generate;
process (reset,retimed_clk)
begin
if reset = ’1’ then
tdc_out <= (others => ’0’);
elsif retimed_clk’event and retimed_clk = ’1’ then
tdc_out <= buf_inst_out(number_of_bits downto 1);
end if;
end process;
end architecture;
3. TDC thermometer-binary decoder
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity TDC_dec is
generic (
SELQ : integer := 4; -- TDC_Q index used for edge selection
DTDC : integer := 48; -- latched TDC array bus width
WTDC : integer := 6 -- decoded TDC output bus width
);
port (
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q: in std_logic_vector (DTDC downto 1);
ckr: in std_logic;
tdc_rise: out unsigned (WTDC-1 downto 0);
tdc_skip : out std_logic;
tdc_hper: out unsigned (WTDC-1 downto 0)
);
end;
architecture rtl of TDC_dec is
constant SLV_0: std_logic_vector (SELQ downto 1):=(others=>’0’);
begin
process (ckr, q)
variable rise: integer range DTDC-1 downto 0;
variable fall: integer range DTDC-1 downto 0;
variable half_period: integer range DTDC-1 downto 0;
variable skip: std_logic;
begin
if ckr=’1’ then
rise := 0;
for k in 2 to DTDC loop
if q(k-1)=’1’ and q(k)=’0’ then
rise := k-1;
exit;
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end if;
end loop;
fall := 0;
for k in 2 to DTDC loop
if q(k-1)=’0’ and q(k)=’1’ then
fall := k-1;
exit;
end if;
end loop;
tdc_rise <= to_unsigned(rise, WTDC);
if q(SELQ downto 1) = SLV_0 then
skip := ’1’;
else
skip := ’0’;
end if;
tdc_skip <= skip;
if rise > fall then
half_period := rise - fall;
else
half_period := fall - rise;
end if;
tdc_hper <= to_unsigned(half_period, WTDC);
end if;
end process;
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end;
Fraction-based Linear Phase Detector
1. Divider
module division(A,B,Res);
//generic size of input and output ports of the division module
parameter WIDTH = 8;
//input and output ports.
input [WIDTH-1:0] A;
input [WIDTH-1:0] B;
output [WIDTH-1:0] Res;
//internal variables
reg [WIDTH-1:0] Res = 0;
reg [WIDTH-1:0] a1,b1;
reg [WIDTH:0] p1;
integer i;
always@ (A or B)
begin
//initialize the variables.
a1 = A;
b1 = B;
p1= 0;
for(i=0;i < WIDTH;i=i+1) begin //start the for loop
p1 = {p1[WIDTH-2:0],a1[WIDTH-1]};
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a1[WIDTH-1:1] = a1[WIDTH-2:0];
p1 = p1-b1;
if(p1[WIDTH-1] == 1) begin
a1[0] = 0;
p1 = p1 + b1; end
else
a1[0] = 1;
end
Res = a1;
end
endmodule
2. Fraction-based Linear PD
//divide by 8
‘include "./division.v"
module counter(
input wire fin,
input wire reset,
input wire flag,
output reg [9:0] counter,
output reg overflow
);
initial counter=0;
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always @ (posedge fin)
begin
if(reset) begin
counter<=0;
overflow<=0;
end else
begin
if (counter==10’b1111111111)
begin
counter <= 0; // reset to 0
overflow<=1’b1;
end
else begin
counter <= counter+1; // increment counter
if (flag)
overflow<=1’b0;
end
end
end
endmodule
module P_D
(
input wire clk_before_div,clkr,
input wire rst,
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input wire [1:0] speed,
output reg [10:0] adjust);
reg [9:0] counter_prev;
wire [9:0] counter_fast;
wire [10:0] delta_counter,temp1,temp2;
wire overflow;
reg overflow_reg;
wire flag;
wire [9:0] Res;
counter fast(clk_before_div,rst,flag,counter_fast,overflow);
division #(11) uut (
.A(11’b01000000000),
.B(delta_counter),
.Res(Res)
);
initial adjust=11’b0;
initial counter_prev=10’b0;
assign delta_counter=overflow?1024+counter_fast-counter_prev:
counter_fast-counter_prev;
assign flag=overflow_reg && overflow;
always @ (posedge clkr)
begin
if (rst)
begin
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counter_prev<=0;
adjust<=0;
overflow_reg<=0;
end
else begin
overflow_reg<=overflow;
counter_prev<=counter_fast;
adjust<=64-Res;
end
end
endmodule
Integer-based Linear Phase Detector
//divide by 8
module counter(
input wire fin,
input wire reset,
input wire flag,
output reg [9:0] counter,
output reg overflow
);
initial counter=0;
always @ (posedge fin)
begin
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if(reset) begin
counter<=0;
overflow<=0;
end else
begin
if (counter==10’b0111111111)
begin
counter <= 0; // reset to 0
overflow<=1’b1;
end
else begin
counter <= counter+1; // increment counter
if (flag)
overflow<=1’b0;
end
end
end
endmodule
module P_D
(
input wire clk_before_div,clkr,
input wire rst,
input wire [1:0] speed,
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output reg [10:0] adjust);
reg [9:0] counter_prev,counter_fast;
wire [10:0] delta_counter,temp1,temp2;
wire overflow;
reg overflow_reg;
wire flag;
counter fast(clk_before_div,rst,flag,counter_fast,overflow);
initial adjust=11’b0;
initial counter_prev=10’b0;
assign delta_counter=overflow?1024+counter_fast-counter_prev:
counter_fast-counter_prev;
assign flag=overflow_reg && overflow;
always @ (posedge clkr)
begin
if (rst)
begin
counter_prev<=0;
adjust<=0;
overflow_reg<=0;
end
else begin
overflow_reg<=overflow;
counter_prev<=counter_fast;
adjust<=delta_counter-8;
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end
end
endmodule
Digital Loop Filter
1. PI filter
module DLF
(input wire flag,
input wire [9:0] word_in,
input wire clkr_in,
input wire [10:0] adjust,
input wire rst,
output wire [9:0] word_out);
parameter integral_bit=4;
parameter proportional_bit=1;
reg [10+integral_bit:0] word_reg;
wire [10+integral_bit:0] word,word_temp,word_reg_temp;
reg [10+integral_bit:0] adjust_dco_pole;
wire [10+integral_bit:0] adjust_dco,adjust_prev,adjust_wire,
word_overflow_low,word_overflow_high;
reg rst_reg;
assign word_out=word_reg[9+integral_bit:integral_bit];
assign adjust_dco={{(proportional_bit){adjust[10]}},adjust,
{(integral_bit-proportional_bit){1’b0}}}+adjust_prev;
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assign word=(rst)?
{10’b0011000000,{(integral_bit){1’b0}}}:word_reg_temp;
assign adjust_prev=(rst)?0:adjust_dco_pole;
assign adjust_wire=(rst)?0:{{(integral_bit){adjust[10]}},adjust};
assign word_temp=word+adjust_dco;
assign word_overflow_low=(word[10+integral_bit]&&
~adjust_dco[10+integral_bit]&&~word_temp[10+integral_bit])?
{(proportional_bit+10){1’b1}}:word_overflow_high;
assign word_overflow_high=(~word[10+integral_bit]&&
adjust_dco[10+integral_bit]&&
word_temp[10+integral_bit])?0:word_temp;
assign word_reg_temp=
(1’b0)?{word_in,{(integral_bit){1’b0}}}:word_reg;
always @ (posedge clkr_in)
begin
rst_reg<=rst;
adjust_dco_pole<=adjust_wire+adjust_prev;
word_reg<=word_overflow_low;
end
endmodule
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2. IIR filter
module IIR
(
input wire clkr_in,
input wire [10:0] adjust,
input wire rst,
output wire [11:0] iir_out);
parameter integral_bit=1;
reg [10+integral_bit:0] word_reg;
wire [10+integral_bit:0] sum;
assign sum={{(integral_bit){adjust[10]}},adjust}+word_reg;
assign iir_out=(rst)?{(integral_bit+11){1’b0}}:word_reg;
always @ (posedge clkr_in)
begin
if (rst)
word_reg<={(integral_bit+11){1’b0}};
else
word_reg<=sum-{{(integral_bit){word_reg[10+integral_bit]}},
word_reg[10+integral_bit:integral_bit]};
end
endmodule
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Frequency Divider
//Multiplexed divide-by-2/4/8/16
module freq_div(
input wire fin,
input wire reset,
output wire fbuf2, fbuf4 ,fbuf8 ,fbuf16
);
reg[3:0] counter;
reg reset_prev;
initial counter=4’b0;
assign fbuf2=counter[0];
assign fbuf4=counter[1];
assign fbuf8=counter[2];
assign fbuf16=counter[3];
always @ (posedge fin)
begin
reset_prev<=reset;
if(~reset_prev&&reset) begin
counter<=0;
end else begin
if (counter==4’b1111)
counter <= 4’b0000; // reset to 0
else counter <= counter+1; // increment counter
end
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end
endmodule
module FD (
inout wire clk_in,
input reset,
input wire [1:0] speed,
output wire clk_out,
output wire clk_counter);
reg [4:0] counter;
reg en;
wire clk_choice1,clk_choice2;
wire clk_2,clk_4,clk_8,clk_16;
assign clk_out=(speed==3)?~clk_16:clk_choice1;
assign clk_choice1=(speed==2)?~clk_8:clk_choice2;
assign clk_choice2=(speed==1)?~clk_4:~clk_2;
assign clk_counter=clk_2;
freq_div df(clk_in,reset,clk_2,clk_4,clk_8,clk_16);
endmodule
FSM Controller
module control(adjust_div,clkr,clkf, flag,rst,inc_reg,dec_reg,
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inc_bangbang,dec_bangbang);
input wire clkr,clkf, rst, inc_bangbang,dec_bangbang;
input wire [10:0] adjust_div;
output reg flag;
parameter gain=2;
wire [10:0] adjust_bangbang,bb_flag;
wire [9:0] temp1,temp2,temp3,temp4,temp5,temp6;
reg [10:0] adjust_reg,adjust_reg_1,adjust_reg_2;
reg [10:0] adjust_reg_3,adjust_reg_4;
output reg inc_reg,dec_reg;
reg enable;
assign adjust_bangbang=(dec_reg$\^$inc_reg)?bb_flag:0;
assign bb_flag=(dec_reg)?gain:-gain;
assign temp1[9:0]=adjust_reg[10:1];
assign temp2[9:0]=adjust_div[10:1];
assign temp3[9:0]=adjust_reg_1[10:1];
assign temp4[9:0]=adjust_reg_2[10:1];
assign temp5[9:0]=adjust_reg_3[10:1];
assign temp6[9:0]=adjust_reg_4[10:1];
always @ (posedge clkr)
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if (rst) begin
flag<=1’b0;
end
else if ((enable)&&(temp1==10’b1111111111||temp1==10’b0000000000)
&&(temp2==10’b1111111111|| temp2==10’b0000000000)&&
(temp3==10’b1111111111|| temp3==10’b0000000000)&&
(temp4==10’b1111111111|| temp4==10’b0000000000))&&
(temp5==10’b1111111111|| temp5==10’b0000000000)&&
(temp6==10’b1111111111||temp6==10’b0000000000))
begin
flag<=1’b1;
end
else begin
flag<=1’b0;
end
always @ (posedge clkf)
if (rst) begin
inc_reg<=1’b0;
end else begin
inc_reg<=inc_bangbang;
end
always @ (posedge clkr)
if (rst) begin
dec_reg<=1’b0;
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end else begin
dec_reg<=dec_bangbang;
end
always @ (posedge clkr)
begin
if (rst)
begin
adjust_reg<=0;
adjust_reg_1<=0;
adjust_reg_2<=0;
adjust_reg_3<=0;
adjust_reg_4<=0;
enable<=0;
end
else begin
adjust_reg<=adjust_div;
adjust_reg_1<=adjust_reg;
adjust_reg_2<=adjust_reg_1;
adjust_reg_3<=adjust_reg_2;
adjust_reg_4<=adjust_reg_3;
if (adjust_reg_4!=0)
begin
enable<=1’b1;
end
end
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end
endmodule
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Appendix C
TIME-DOMAIN MODEL MATLAB SOURCE CODE
The MATLAB code for modeling the time-domain SEU response of a frequency-based
ADPLL to SEUs in the DLF integral register is presented in this section. The code can be
modified to adapt to modeling the system time response of either a frequency-based ADPLL
or time-based ADPLL towards SEUs in any modules in the ADPLL using the methodology
presented in the dissertation.
function []=plot_array_pole(n)
i=[1:1:n];
freq_error=[];
cycle_freq_error=[];
alpha=2^(-3);
beta=2^(-9);
delta_time=40*10^(-6);
DW_init=152;
DW_center=512;
PD=1/delta_time*DW_center/DW_init;
C1=alpha*PD*delta_time;
C2=beta*PD*delta_time;
figure;
%%%%N is the SEU bit number in the register
for N=5:8
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error=-2^N*delta_time;
freq_error(1)=0;
cycle_freq_error(1)=0;
sum_beta=0;
sum_phase=0;
%%initial digital word
for j=2:n
% sum=0;
if (j>4)
sum_beta=sum_beta+freq_error(j-4);
end
%%positive freq error
% freq_error(j)=freq_error(j-1)-C1*freq_error(j-1)-C2*sum
if j>4
%% for control word overflow check
DW_judge=DW_init-fix((C1*freq_error(j-2)+C2*sum)/delta_time);
if DW_judge>1023
DW_init=DW_init-fix((C1*freq_error(j-2)+C2*sum)/delta_time)-2^N-1024;
freq_error(j)=freq_error(j-1)-(C1*freq_error(j-2)+C2*sum)+error-1024*delta_time;
elseif DW_judge<0
DW_init=DW_init-fix((C1*freq_error(j-2)+C2*sum)/delta_time)-2^N+1024;
freq_error(j)=freq_error(j-1)-(C1*freq_error(j-2)+C2*sum)+error+1024*delta_time;
else
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DW_init=DW_init-fix((C1*freq_error(j-2)+C2*sum_beta)/delta_time)-2^N;
freq_error(j)=freq_error(j-1)-(C1*freq_error(j-3)+C2*sum_beta)+error;
end
else
DW_init=DW_init-2^N;
freq_error(j)=freq_error(j-1)+error;
end
cycle_freq_error(j)=freq_error(j)-freq_error(j-1);
end
plot(i,freq_error);
figure;plot(i,cycle_freq_error);
end
end
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